Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 4247|回復: 2
打印 上一主題 下一主題

free DRAM controller~~~MPMC2

[複製鏈接]
跳轉到指定樓層
1#
發表於 2007-7-24 12:43:37 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
MPMC2's features including: " p+ E9 {, a) a- W8 m' c9 H

8 u: u9 T4 ^  a' q  }+ H; I1 MNumber of ports (Scalable from 1 to 8)
0 K3 a% m+ Z" }0 i5 C: qType of memory (e.g. DDR, DDR2, user defined) + Z3 c3 `0 A# ]% g* K
Width of memory (8, 16, 32 or 64-bit) * H6 ?# f6 X7 n& N
Various Port Interface Modules (Processor Interfaces, DMA engines, Standalone, etc)
( r6 m2 {. s7 p/ XMemory device part number   y! G! p2 Q+ b% V! F
Arbitration methodology
1 l- h" `8 S% d% e3 \* S$ X5 P' KSelectable pipeline stages for frequency matching
" e7 {6 b" I( y) QExample system topologies using MPMC* ~6 a* p& T$ Z

" x- f8 e) g2 C. z, rMPMC2 extends the range of possible solutions by providing designers additional design capability for higher performance and/or advanced system topologies. System topologies can be built utilizing different types of Port Interface Modules (PIMs) on a per-port basis.3 C0 f9 y0 Y6 U
" Z3 j/ z6 y" q* c/ p

% z( |: v  g1 HThese seven types of PIMs are presently supported:
5 `6 E  ?5 W5 D2 d
1 ~4 h( u$ w$ `IBM™ CoreConnect™ Processor Local Bus (PLB PIM) 7 u, m; ~( U- c( L! r4 n  r+ |
IBM CoreConnect On-chip Peripheral Bus (OPB PIM) / h. ^  N; r$ R5 W2 Z! A/ P4 V
PPC405 Instruction Side Processor Local Bus (ISPLB PIM) * g& i5 t- n! c5 w
PPC405 Data Side Processor Local Bus (DSPLB PIM)
& p: V: |) \6 a3 |Communication Direct Memory Access Controller (CDMAC PIM) ) y+ j* V8 x; J+ {" @9 }
Native Port Interface (NPI PIM)
/ v) ^: S  L+ ^+ i+ h0 ]Xilinx MicroBlaze™ CacheLink (XCL PIM)
5 q0 I) p: L1 X4 Z; m
) D9 @( N1 \# t& ^4 W2 k( J) lThe four pictures below represent a small sampling of possible system topologies:
. Z" _1 o3 r) N
" r& }( m1 K0 [( G; g3 `0 c0 d & w1 b1 |* X! H5 B5 u, [
Figure 1. Example MPMC2-based system topologies. ( z+ |3 \: f/ F' |
  
3 k  g+ F" l2 s3 F4 {; {Applications5 k/ ]" i  w9 D

- i$ h5 t6 D: @3 Q; ?MPMC2 enables users to deploy Xilinx products for many new applications in the storage, server, telecommunications, and wireless market. As shown by the above topology examples, the MPMC2 enables designers to create solutions for DSP, high performance multi-processor based systems and standalone applications. Based on the architectural needs, the MPMC2 configuration GUI provides designers options to choose various memory interfaces and system topologies that build upon the standard capabilities provided within Xilinx Platform Studio.- n, C& Z  q) d9 t
   
7 y  K& z/ g5 q) `7 d% g; |  / p% T/ w" L4 D+ ^" D  C8 G2 Q
; x$ I# c6 E+ @5 q( j
7 }% q3 T4 d8 }/ z( z7 C: ^4 L3 T
Gigabit Ethernet Bridging to Fibre Channel or S-ATA Hard Drive Example

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2007-7-24 12:46:46 | 只看該作者
簡單的說MPMC2沒有MIG的強, 但是MPMC2是giga bit ethernet reference disign的一部分再獨立分出來的, 因此至少是充分驗証過的, 在實用上也比較大一點, 不過內建的DMA controller跟arbiter似乎是很值得用的東東
3#
 樓主| 發表於 2007-7-24 12:48:03 | 只看該作者
忘了講MPMC2的全名了, 全名是multi-port memory controller version 2啦
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-4-27 03:05 PM , Processed in 0.103006 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表