|
2#
樓主 |
發表於 2008-11-26 21:59:05
|
只看該作者
IV. CONCLUSION8 o- Q( h$ H" H' J' \( S. ~; S+ x
The designs with 3-stage-inverter and 1-stage-inverter
; O+ C& r1 M4 V! Scontrolling circuits have been studied to verify the optimal3 a" D- O' ?- u7 J% {9 E
design schemes in NMOS-based power-rail ESD clamp
' H& R1 |$ G* i/ Mcircuits. In addition, two ESD clamp NMOS transistors,( j8 _/ ]8 S* ^7 S) c; ]- Q/ x
having snapback and no snapback operations, also were codesigned( F9 _9 W) \8 N' q3 X
with different controlling circuits to realize the" o. T4 @- M/ d
impact on their required performance. According to the# [. }6 G, c$ w: d7 k
experiments and analyses, the 3-stage inverters can slightly
3 |0 D6 a P5 X8 \! pincrease the ESD robustness, but they also can dramatically5 `" i. A$ Y! Z# E/ o0 h8 {
sacrifice the mis-trigger and latch-on immunity. The 1-stage+ R C: x# i6 c' A: k0 ~5 i1 P+ b
inverter should be an appropriate and reliable candidate for the @% J4 N/ U4 p6 _
power-rail ESD clamp circuits. |
|