|
Lecture 1 - Intro and Modeling ! l6 @( R7 V4 a+ b3 q
Lecture 2 - RC Modeling and Calibration
* a+ g: C8 P9 {. \5 b: \Lecture 3 Memory Design
6 v0 c) ^. l/ X) ^5 TLecture 4 - Delay Optimization and Logical Effort
! ]* n, h% g: v6 ?" z9 J; cLecture 5 - Decoder Optimization
; @, U& E% ]; R: @3 \* eLecture 6 LE in the Real World , {" T& C1 v% h0 o7 B$ i6 C
Lecture 7 Lower LE Gates
8 S' n5 B% P; `( b" c! nLecture 8 - Low Field MOS Transistor Model - ~, t+ L+ D0 g/ L3 L
Lecture 9 - High Field MOS Transistor Model ) Y+ `" D4 \0 W. p z! ]* a1 g e% g
Lect 10 - Using MOS Models " N" \ b U) |+ c2 n' F
Lect 11 - Cap Models
5 H# p7 g! B; b0 T0 k. e2 ZLect 12 SRAM Column Circuits
2 [+ b# a' _: W- F" \Lect 13 What Makes Gates Digital
& d9 ~) y4 v$ n5 c/ vLect 14 Diff Pairs - Current Steering Logic2 q, }6 S( J) q; j! [ v
Lect 15 - Static Sense Amplifiers 4 ^0 ?1 Y% Y" t+ z w
Lect 16 MOS Matching Clk SenseAmps
0 n, h" D" k8 z+ A/ SLect 17 SRAM Noise Margins / Noise
4 V, P; y7 z& Y' S; W: a" wLect 18 - Timing Gen and Array Partitioning
1 [1 V# Y3 e" a/ r ?6 m6 Q& T% m9 O. ?Lect 19 Adv Clocked Logic
; v, \* _7 F7 t6 W4 ~Lect 20 Low Swing SRAM
9 _4 s9 Q, I, f% c) U, yLect 21 - Introduction to Solid State
* i# M, f# W+ D1 ^0 kLect 22 Threshold Voltage, Leakage and Tunneling
5 V& }, w' [) `7 N2 b& Q2 {3 M1 d& K. f: A% j, G5 k
國外知名大學的數位場效電晶體積體電路設計課程,願和大家一起分享、一起進步。. Z0 Q7 S5 G4 r, D7 m
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|