|
Cadence SoC Encounter 8.1 Update Seminar0 R* Q3 b4 C+ x# f6 o8 X: U& u1 ?7 N
' W6 j1 k9 f) T* ~ ~ 2 ]3 {2 Y+ @+ \$ S/ ?2 Z
* Y5 D- s- T6 C s2 k: E想了解Encounter最新8.1 版本強大的新功能嗎? 想知道Encounter 8.1如何協助眾多設計成功案例嗎? 我們將展現Encounter如何讓您的晶片設計smaller, cooler & faster,也提供您處理大尺寸晶片設計的解決方案,趕快參加Cadence益華電腦免費的Encounter 8.1 Update 研討會吧。
0 F) E$ H" }; ~, ~
: V% \4 v9 d) A% b5 b% [0 s7 a時間:" F1 Y. @4 Z x4 g0 ^0 @: G' c
' p3 @5 V; o6 I( a I# a) ~6 w5 y
Nov. 14, 星期五: 09:00am – 13:30pm
# d) d+ ~; d2 C' K1 o% Y0 Y
1 P- J( g+ L6 l
# U+ A' v7 \' w# g
9 J0 c _2 M9 u- P6 j. N+ E地點:
( J2 z: X! O6 ^! X6 I. J' m+ x5 V3 W# o# J' p6 u" y+ m- K4 c0 @0 D
新竹國賓大飯店13F 會議室A&B (新竹市中華路二段188號)
; c2 R) I, ?7 ^+ R6 E& r ]6 k; Q) q! m b5 W
" d) e2 Y" H4 @7 @4 U9 p* l% E
8 o( v! Z. n7 x. H: y7 e名額有限,請即刻報名!(http://www.cadence.com/tw/events ... ion.aspx?eventid=16)
' s. N( [/ O; {" j
) ` e+ r, i! m8 V0 b' o! C
' b7 h, @$ h# i' J, q( H- a( K' L6 C' }5 l* W4 w+ c& d4 G
3 J9 _( a6 B G; x( w8 k+ _+ D" O
9 F& q+ J# y0 i3 n: V+ ]: [: U) M$ t( j0 t2 m8 a4 E# d
% F; r* X7 R' ~ @; q
& H( ~4 s; D$ t4 O% W09:00~09:30 / Registration
) t3 k- E1 \- `. |- W6 \
* m3 X. O9 d; `% L9 p2 l09:30~09:40 / Automatic floorplan for design exploration to get the best result
1 l! N; ]# j- A( d( t6 R. W4 E& {" Y* a Z% I7 R! J" a4 `
09:40~09:50 / Balanced clock tree to reduce process variation effects
& t( [6 [ X# H' x' Y& F/ k3 i0 Z
0 C0 U6 S% W0 V09:50~10:00 / 32nm support for the very advanced technology ( w/ |; |7 u; J" O1 h# g1 m
# m! V7 M# D0 n9 Q3 ]$ v ~: I
10:00~10:10 / Post route optimization and SI closure productivity - N0 a/ m: y6 n
2 p* R+ l( S5 o2 l8 M! [10:10~10:20 / 100% MMMC support in the entire implementation flow
5 Z- x; |' [5 Z+ v
* D* L# x$ b, f10:20~10:30 / Dynamic power optimization and low power CTS for power reduction1 I( c% K( v2 x9 w" e7 O- O4 T
# _( M# z5 V" b5 n! P/ ?' R
4 O k) s. P4 e) K
7 F4 n! \9 u3 A0 ~0 R 10:30~10:50 / Break
$ {" [0 Y7 h4 v6 H% H3 B
' \( e+ f7 @0 p/ e8 _2 i; k
9 R2 _# k# l& q, {5 H9 u; @) D/ a6 P! v) R1 @, R) m
10:50~11:00 / Encounter Power System for new generation power integrity analysis 6 t" B7 D5 ?4 Z
/ F. d. K6 p. R; f$ P$ H0 V0 z11:00~11:10 / 3 very advanced statistic applications for better performance ) O" D) v% R( X4 L
, y/ V9 V% z4 l) J! T5 a6 o
11:10~11:20 / Active Logic Reduction Technology (ART) to handle big chips
" N' d2 b8 a, C( y: y" S1 |% }7 b. A; b
& G: n7 U; T- k2 g
: C: E6 y# _( I; M- E+ {11:20~11:30 / Constant run time and memory usage improvements
, u3 p# k; f: t. s: H7 H' a& D/ v! c- k) L# L; y
11:30~11:40 / End-to-end parallel computing support
% x0 W8 W" X$ T/ o! q8 C$ V4 |3 a4 ^! }# [- V
11:40~11:50 / Encounter Foundation Flow for ease of use and productivity gain
) v O9 w. |2 I
* G2 T& Q7 U3 S: |' f9 c, R11:50~12:00 / Ending
( `2 B, G4 z* a% B, e& }* ^3 W( E/ `; z# u7 a
12:00~13:30 / Lunch |
|