|
Sr. Layout Engineer /Staff Layout Engineer+ t% P% [% h4 a) D* q
4 e. G- u1 h2 x# q9 j2 @
公 司:one famous IC company
9 f& C. R7 v0 ?/ H6 T7 @" r工作地点:上海
, k7 g- r- M" W8 W: T8 X* v5 Z
0 `) c2 p/ B& q* ?" R: \7 tJob Requirements:
, l! T. X5 a- G" ~; g( Z! `) C-Work with circuit designers to build physical design floor-plan; 1 ?% e2 k3 ^+ i% ], u
-Complete the physical layout design with the constraints of circuit design requirements;
7 `' n) F4 n! A1 e, _/ r. ?1 s/ l( P-Verify the physical layout design to meet both circuit design requirements and process requirements; ; I" ]/ f* v# Y0 Z, y$ r' R
-Use the advanced technologies to improve layout design quality and efficiency. ! l* E/ e0 N! b: g: c$ i
# I* _! u9 i8 x3 b" i
Qualifications: ( Y- Z1 A3 F2 J( T9 ]. b( D
-College degree (or above) in Electrical Engineering or other related engineering field;
m' n% Q( p. X2 p) V/ F$ R-At least 4 years experience in layout design field with rich tapeout experience; 7 k% `% Q$ i1 n
-Good understanding of basic electronic principles dealing with circuit and layout design; * Z3 m7 t5 t. C9 j+ Z
-Familiar with IC layout methodologies, flows and CAD tools such as Cadence virtuoso layout, Caliber physical verification; ; Y5 l& c4 A& V s+ H
-Prefer experienced in PLL and IO design 9 c' d! k. M. B
-Patient, A good team player, Good communication skills;
* E( d/ b- d5 {/ i/ y; g-Can communicate with both written and spoken English. |
|