|
Sr. Layout Engineer /Staff Layout Engineer7 H. @! Z7 }* h, H' S5 B3 p
! d' G4 C; z3 V+ f' h$ b* h1 I公 司:one famous IC company
* n# N% L' P# L+ {8 n1 T( t, X工作地点:上海5 L; s6 v/ M) [, |+ u% S
, `& d7 ] C4 l3 R4 S( ~' OJob Requirements: 2 A" F( E# M7 I6 _
-Work with circuit designers to build physical design floor-plan; + u" H. ^! |' B
-Complete the physical layout design with the constraints of circuit design requirements;
6 c# X" U$ a- Q, {8 U- M-Verify the physical layout design to meet both circuit design requirements and process requirements; * N+ ]* k' B% g4 H4 F5 [
-Use the advanced technologies to improve layout design quality and efficiency.
" U) Y6 U# t4 A: K. K
( b" c( r1 y$ L$ }Qualifications: # e" i D+ S( B( Z
-College degree (or above) in Electrical Engineering or other related engineering field;
) S) Y7 Y1 h8 F-At least 4 years experience in layout design field with rich tapeout experience;
2 R* I! |8 t/ O% J( T C R" f' Z- T7 h-Good understanding of basic electronic principles dealing with circuit and layout design; ! d3 M/ O! ]; L9 K$ z' W! T% e
-Familiar with IC layout methodologies, flows and CAD tools such as Cadence virtuoso layout, Caliber physical verification;
% c; {. V: i6 b6 {7 U- e7 E9 S-Prefer experienced in PLL and IO design
% E+ n3 [: W7 M) L. T# R-Patient, A good team player, Good communication skills;
1 _1 ]1 D; Z3 O5 O4 j8 h" @/ h-Can communicate with both written and spoken English. |
|