Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 2999|回復: 4
打印 上一主題 下一主題

[問題求助] 论文翻译

[複製鏈接]
跳轉到指定樓層
1#
發表於 2008-4-21 13:36:31 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
soc的博士论文翻译,很多专业词汇偶没有头绪,求帮助:/ P1 ^1 W. l) S: X
9 V3 [8 c. R. g
Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
發表於 2008-4-21 16:25:34 | 只看該作者
Can it find in IEEE ? 6 s. T/ @# M  o/ L% u2 Z
Please give me the full name of  博士论文 , let's try to solve it
) a' P8 r6 }4 l: w7 _9 \& d' c' N2 N) X' v+ m
[ 本帖最後由 masonchung 於 2008-4-21 04:29 PM 編輯 ]
3#
發表於 2008-4-21 23:56:35 | 只看該作者
這應該是APR的論文( b  }& ]( V, J2 \
6 X8 _1 s: Y% x. P! ?. ]

' K/ H: o! k4 RAbstract:' g* W% g# w: O; S) I
Parasitic interconnect corner methods are known to                    * F: a' H/ y6 ~" R$ s( i& m& _
be inaccurate. This paper explains the sources of their errors and% [( L8 ]1 {" ^4 ^3 N( y& I# G+ v  o
shows that errors in excess of 22% can occur in the predicted: Z  [4 _0 j3 z- P. E
corner delays of a multi-layer stage in the presence of process( q3 T7 r9 l3 |( M6 k" ?
variations. It is shown that exhaustive corner search methods are* g9 H2 M; P, K1 Q" O+ k
infeasible in practice as they have an exponential complexity in' f, M5 b# U$ w( x" g) X
terms of required SPICE simulations with respect to the number- b) `1 M' h' p: ?8 Z
of layers a stage is routed through. This exponential complexity
* D; \1 y; e; u' o$ j8 P" dis reduced to a linear one with a new simulation-based search
' e6 d+ s! Z- e6 h2 i2 u3 @method with the aid of stage delay properties. The ideas behind
+ Q5 r2 H" l9 i- S8 Xthe simulation-based methodology are shown to be expandable
9 ^! R. R2 N" M/ e, I0 c: `to an analytical-based multi-layer performance corner location: R# z* n$ _7 L! Y3 n' |  ]3 D9 o
methodology. The simulated best/worst case delays based on these: N! T3 s6 ?  R. @
analytical corners produce errors below 4% as compared to the
: V: h. D5 n+ I3 `8 W! }exhaustive search simulation based method.8 T; Y( z% {! ^5 }% x

# S: m& c: }3 @% q. I[ 本帖最後由 masonchung 於 2008-4-22 12:01 AM 編輯 ]

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
4#
 樓主| 發表於 2008-4-22 12:28:19 | 只看該作者

偶是门外汉

对的哦,就是这篇/ u, P' p  `6 c4 I, v
很多专业词汇我不懂怎么翻啊
( p" W2 I6 L- J) p. G: V
7 T  ^* K7 N$ I- x, ?9 D: ?! o# Pthe name of this paper:    Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis, e6 ?) N, w* ?3 @# ?/ l# A
7 f2 m( I8 d4 K7 |
比如说:
: G! Y& s! g6 o( P5 n. X/ o# oPerformance Corners
4 P; W) F& m; t& ?, E# z6 ]Variation-Aware7 ?7 N9 x( t4 k& N
stage, J0 A( ?( q7 u0 U9 s
corner
7 x: m2 G. l, C1 \$ ~之类的& T* h" w0 E" i2 @* T: x
) m3 J: v% D/ x0 B' p6 x; @
tx们帮帮忙啊
5#
發表於 2008-4-25 21:20:49 | 只看該作者
建議你可以到EDA設計或RD討論區發問
2 o2 Q8 G' e9 P' m2 @或許可以得到較多回應哦  ^^
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-15 12:03 PM , Processed in 0.106513 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表