|
Dear all~~
- H8 v$ q) z/ q能不能請教一下,因為我再SDC FILE用了set_multicycle_path 指令,所以Astro 在load SDC File 時,就會發生錯誤(No pins matched),難道ASTRO 不能用這個指令嗎??
. Q- U% v, f7 I. x) c* Y2 Z$ d
- }+ C1 \8 h8 n3 U# bLOAD SDC FILE時- v2 b, I0 W, S- ^* F8 H0 x) r
Astro 訊息
2 O3 C* Y2 G3 n2 b5 \8 M- h( ^---------------------------------------------------------------------------+ A$ {) p' U6 B+ I
Info: starting Tcl processing' W2 L8 R" r1 g. K& P
Info: building design object name tables
+ `6 H+ e/ s4 p" Q0 mWarning: No pins matched 'TOP/test/mul/A[26]' (SEL-004)
; R3 [7 a* o( X) M* PWarning: No pins matched 'TOP/test/mul/A[25]' (SEL-004)
9 W/ \% ?8 U7 {8 M5 ^' g& ~6 U
+ t0 O# U/ d$ X% q----------------------------------------------------------------------------0 ?! K6 E( \9 k5 x
SDC FILE
H* D+ l: a% e( [0 r9 o9 |% m: p' [
set_multicycle_path 9 -through [list [get_pins \8 s- C. H( ^9 @" d1 r( p& D+ l$ i
{TOP/test/mul/A[26]}] [get_pins \# m+ t2 H% ^' d- f' z/ [& \* J
{TOP/test/mul/A[25]}] [get_pins \( u4 W! w8 C0 _+ A3 r- v- r* y
6 p' A- s% k8 x6 d
6 m5 Y+ k. p/ {4 [6 ]
-----------------------------------------------------------------------------7 w8 g" r$ n) g" T! N9 {9 g
Verilog File
1 d. d3 n7 }, B# [6 ~2 L1 v0 d3 b
( ~9 J" d8 K( ~# z/ U uniquify_mul_0 mul ( .A(icwAeYfSum[26:0]), .B(5 V) t. e4 |1 J$ w8 |
icwAeYfNum[18:0]), .C(ae_avg) ); |
|