|
回復 4# 的帖子
1. Using technology file to create a library6 ?2 G" @" i) t0 s+ z
2. Do stream in with cell type definition file. Specify some special layers' number. IE : Boundary Layer is 63.
5 }! _' I) m" r3. Open new created library, and create some metal blockage if need.2 c; S" c: D0 \; I; `8 a
4. Do smash if need.; ?! n6 u0 s, U0 |4 X. t- }
5. remove some unnecessary extension txst. IE VDD ---> VDD L0 I# K! L3 ^+ S
6. Define power,ground as well as in/out port2 v9 h4 i: X6 }# T, M+ D
7.Extract Blockage,Pin and Via by using command auExtractBlockagePinVia.
+ o4 l& b3 c' z$ X& [6 Z9 f+ c/ s% v' C/ N* F3 l7 c& ?
The processes listed above is my method to do data preparation. Maybe someone know other best way for this issue. Please share it with us.
1 l" {$ g) r. A: M" d" }-->我要怎麼做才可以把 ANALOG中 重複性較高的部份交給 APR去做?
7 U+ E! T( W, G1 X* g/ l* I8 JI don't understand your question. Do you want APR toll to place and route your analog block? It is a bad idea if your answer is yes. |
|