[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
* R5 ^( ^& C  n& {1 K) a/ `想請問一下大家!!
該怎麼設計?
以下是我需要的功能~
! r  d; ?1 B! F9 E4 K' e3 D- y

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

/ K  a" t6 Z5 E% [) J
+ l- `. Q5 |4 K
Thereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
" j$ X) x' A8 j) b3 h$ JWhen d_full is active, you have to keep the outputdata until d_full is disabled.
, K9 ~* H+ @0 Z( OIf d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.


7 T! _+ [7 T- v


9 o; Q* O* a4 R. z

$ C: i1 J6 @" o% d
/ V. T! ]) ~# X: Z2 g( C( b6 |
+ [6 ^& N' X$ ~
$ V6 t% M3 C3 m3 t9 B9 T
# o8 ^4 k+ T# ?" D
  M) B* L- j6 E1 t" C
, E3 y+ m) l' D+ l7 `) ?, g

: ?! O+ Y% |$ z3 Q
: P2 X7 o$ z2 Z! C- V4 }1 g2 K+ ]

# k9 v  X  W0 a6 Y) G0 b2 p* F9 u