[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
' y7 S% Y3 \) a該怎麼設計?
以下是我需要的功能~

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

7 q8 a6 K4 j+ Z5 n9 y- H
Thereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
5 |& U: N2 ]; K, I+ z# Q( y7 Q7 _( HWhen d_full is active, you have to keep the outputdata until d_full is disabled.
3 \; @) F/ K" q" \, g8 `If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
6 j. @' y! h1 {& b5 b, uThe pipeline bubbles haveto be eliminated when d_full is active.
6 _1 \( z( [$ T4 B. n: L
% r# J1 t: w  R# v1 m% q$ U5 j1 L! r
$ V2 v7 p9 T. Y- O5 T

# y% g  R" U7 o0 J' r
7 t/ ]6 J9 d/ S; I
  F" W/ p: J1 r0 ]; g, F
9 X$ q/ r/ D. H% n1 r' r3 y





) `& Q* ^, H, k6 r4 r+ O. a0 {* _2 C
1 F( [( C$ d0 N7 B" V
# ]  C: I. J9 U5 e



; S7 G; @3 n& u