[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
5 J  J+ E# r% Z. e該怎麼設計?
7 ?" u" t! {5 z0 T" t) F以下是我需要的功能~

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

; u; o# a: P3 |( o
! i7 n! l$ U4 sThereare 5 pipe stages in our pipelining design.
, [. U, Q- Y1 v+ P% xIt means that the input data can beobserved at the output port after 5 clock cycles.
2 k: G7 q2 u" }All the stages must be readyto proceed at the same time.
1 h' o$ i8 `* F- S1 AWhen d_full is active, you have to keep the outputdata until d_full is disabled.
2 i5 g/ K* E* EIf d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.

1 Q& q+ h: r0 X) Z

' U7 G! V! c$ P
6 K' c1 @  N9 }

, C6 {. {, ?9 m  M8 b
1 b% q, d, _6 C  b8 q; s


3 P9 d8 w* r  T+ V7 J% i1 ^

) U  c; ^4 R+ \5 z3 i- G! n
' w$ f" S8 k! _& S# w/ [/ ~- _


/ Q/ y; v- R- I; m( b8 B  |7 h! d
0 ^8 I2 G- m0 B4 b