[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
該怎麼設計?
以下是我需要的功能~
* b: T9 i+ h1 A9 f

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

: W2 S# K* E/ _0 lThereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
4 O! ~& H* ?, v4 o; bWhen d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.
$ v9 z) O3 Z+ \, U$ c# X$ |  l, j9 L



. d: x- d7 i, h" C1 K) Z# x" ^
! w. Z) \5 H- P0 L. Y

# z+ Y5 E5 U5 f4 M* J( ?
$ r$ [3 {+ B2 `7 `# b$ I
' O- U% C0 z  V





- z, T* [4 F9 y; q5 j) |* T
0 H8 O0 Z: |8 T' v0 j7 k

( I# }3 v. P0 }! K
9 E( ~, V) j: U  l8 V