|
Global Unichip Corporation Senior Director, IP division, Jen-Tai Hsu 87p, 4.3MB
; J0 l+ P5 @- p1 d7 c+ d' C& ]* b6 e, z3 k
Outline4 Z _0 Z; d! \. Y2 Y9 l; T5 r
IP in SoC Overview0 H3 B9 A' m: [! D2 q; ^, s
SerDes IP
7 k3 q& k5 K' E! g) \% Y& y9 jMemory IP (DDR2/3/4)& ~0 \$ U8 R9 @/ z
Emerging SoC IP' H2 A* c" Z9 W. j; b1 h" N
Mixed Signal & RF IP& R* i% Z W8 P+ D, x
SoC IP Design Challenges# m( e; w/ h, w2 u
GUC SoC IP offering
) F! r" t9 b0 D- D5 M/ _- S aSummary+ T8 d3 X7 ^4 ?. f0 f2 X! e5 s
Back Up
; ~+ c# [& w ~- _! h) t8 |! m0 q$ p" O7 s+ Z! R# ` o) S3 a0 \
8 ]7 H5 f0 S L; b
+ Z9 t, ^" S% ~! F9 I" Y$ C9 G9 E. S |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|