Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 7332|回復: 6
打印 上一主題 下一主題

[問題求助] 使用暫態分析模擬出phasenoise @ MMSIM701

[複製鏈接]
跳轉到指定樓層
1#
發表於 2009-8-27 02:01:53 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
原文連結
' r; R; L/ S$ N" S8 d" T8 b  v" Y3 v, Y" C2 w
以下原文內容:
& I- `! c5 U3 j8 X& U/ L
) _( N8 D2 ^$ M$ \: ~  X) uCalculating Large Signal Phase Noise Using Transient Noise Analysis; M3 [: a4 t0 C; ]2 @; H
By Alan Whittaker on March 26, 2009
7 @4 `9 J- N7 l# d
0 j3 o8 W' I- J0 y2 s! EMy name is Alan Whittaker and I'm in Cadence's Custom IC Proliferation Group.  
4 e4 j& C2 D/ vWe support Cadence's Technical Field Organization (the AEs) and Cadence customers $ @7 `, w" c5 r4 N+ }% C
during the introduction and adoption of new and advanced EDA technologies.  I'll
& `% f- p1 v, L2 x( l" {" Vbe posting here from time to time on methodologies and tool features that " j& S+ Z! b5 `& M+ t+ I
resolve issues that users have run into during the front-end analog, RF and
( {9 c- Y+ y( E4 R1 E0 Y2 @mixed-signal design process.1 P4 N% w2 o$ s, a8 \# W

% y7 i# e1 n! K6 gI'm first going to address how you can perform a large-signal phase noise
$ Y& H, W" u0 @analysis on a design block such as a VCO using our transient noise analysis
+ |/ i! j; S3 G% Zcapability in our Spectre circuit simulator.  This approach is in addition to
" s8 C; F( o9 Gour small signal phase noise analysis which is available using either pnoise ! s# ?3 G" h! G( ]- f2 Y
or hbnoise analysis in the SpectreRF option to Spectre.# `: h$ [( [% ~( f, u: |3 W
1 i; p0 a) ~) ?) V
Here are the steps to obtain a phase noise plot from transient noise analysis:5 ]& o  d4 w3 B9 B, g

  b6 n* |0 K) c6 I& g9 q& e: t" P- W1.  Set up your oscillator testbench circuit for a transient noise analysis : s  @8 w- Y& F2 E* `
(See sourcelink for the Transient Noise appNote - it doesn't discuss the phase
. {, J$ J) _/ Cnoise measurement, but describes how to properly set up the simulation analysis$ S& O* o  G/ P4 M

: w1 ^% Y# U+ l$ z3 f4 U$ K2.  Add the block freq_meter from the pllMMLib library
# H" c1 F. N) x($CDSHOME/tools//dfII/samples/artist/pllMMLib) 5 ^$ v6 O- W# n6 Z3 |
to the testbench circuit. Important: The instance name for this block must be
# d! r# h8 U- d: F' l'vco_freq'.. H& Z+ N( M$ p0 i
% ^+ b6 x, s  r* ^. E8 o+ b0 D: ]
If the oscillator output is differential, connect it to the vin_p and vin_n $ M# s% J) M0 {1 V! a: O, j
pins on the freq_meter block. If the oscillator output is single ended, connect
. Q2 R# J3 ^6 J6 Y, Qit to the vin_p pin and connect the vin_n pin to ground. Connect a noConn cell 5 ~2 q8 m* p: b; L# r* G4 x
from the basic library to the out_freq pin.
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2009-8-27 02:07:34 | 只看該作者
The parameters for this block are (set Tools Filter to veriloga in the CDF
% a% f) M0 R+ B6 Hparameter form:
( `/ u2 c4 n6 ?- ]3 _  h! H) U    *
/ E6 O" `2 }+ X3 l, }- O      Vthup: Threshold voltage to determine the rise edge of the input waveform. ; R1 v3 I7 p& Z, s1 ^# a, h- G
The input waveform period is determined by two adjacent rise edges. Default is 0.
" X- a1 U& ^* ^) s, X    *$ u! O) }2 E) N# q- s) T2 a
      ttol: The tolerance of the time where the rise edge is determined. Default
2 a- i! n# i$ V: t: V- e9 ]is 1p.
: x9 f" \5 s% j% H: v6 d% _    *0 U5 W, }( _/ @, a
      outStart: The time-dependent period of the input waveform is output to the 2 r5 H9 {: l5 L: E7 ^
file when the time is greater than outStart. Default is 0. To get accurate phase
8 l* V* F; a; J! |; d3 c' tnoise measurements, set this to past the time when the oscillator is fully
; U  \. E1 B+ Wpowered up and oscillating at the design frequency." o, b3 U9 G! ]: o# [) b
    *6 i- t; Q) m0 j/ a6 D& Q8 D
      outfile: The name of a file to contain time-dependent periods for use in ) R: }8 L' u% I! s' A% {% G
later psd calculations. Specify just the file name, not a path. If outfile is ' f" b. m; ]$ Z- ~0 q
left blank, the default name is periods.txt.
3#
 樓主| 發表於 2009-8-27 02:11:04 | 只看該作者
3.  Before starting the simulation, in the ADE window, Select Tools->RF->LL. In the PLL Macro Model Wizard window, enable PLL Macro Model and select PLL Bench as the Bench Type. Then OK this form." g4 ~! B( ~( Y2 @
6 x0 e" B( T9 r2 o
4.  Run the simulation. The simulation must run successfully to completion in order to get to the phase noise results.! m5 U& e! t5 E3 B$ o

7 d8 s1 N. u- R! Q5 N; j$ m5.  In the Direct Plot form for transient noise there should be a PLL PSD Noise option. This will allow you to plot the phase noise results. If a message appears saying that the PLL Noise PSD data is not available, check steps 3) and 4). If you make any corrections, you will need to re-run the simulation.8 J7 I! y+ }( V" ^3 a

& c. }6 Z) X; e6 T5 Q* G. S6 ?4 IThe phase noise plot will extend from fmin = 4/tstop to fmax = fosc/2, where tstop is the transient noise simulation stop time and fosc is the oscillation frequency of the circuit., |& K7 w+ w3 n7 u( @$ O
& W; I  e1 L# s8 Y: \8 W
Important note: You will need to use MMSIM701 and IC5141USR5 or IC613 (or latersubversions) to obtain a phase noise plot from transient noise analysis.4 ~, v: Y8 L2 p& a/ c

$ V5 A; A, }) p5 J我用的是mmsim620,也不能模。有人可以模擬出來的回個文,show個圖給大家看吧
4#
發表於 2009-9-24 17:41:38 | 只看該作者
show you my simulation result0 i$ |% k7 {0 \$ n* @
!!!
$ ~& t$ j* b+ B; u. V!!!!!!!!!!!
# l0 j4 T+ Z" O, [- {' q!!!!!!

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
5#
 樓主| 發表於 2009-9-25 16:46:23 | 只看該作者
謝謝你的回覆,我最近拿到新的軟體也開始在測試mmsim7了
3 X7 s6 B1 B1 V, s我發現turbo與multi thread的設定不同會對結果造成很大的不同。; J& l9 L- x3 G2 J
還有這個phase noise的訊號的範圍跟transient noise的設定與transient 的設定都有很緊密的關係。$ j: E- A  {3 q) U6 Z: L2 ]
不知道該怎麼作設定才是比較準確的
6#
發表於 2011-5-6 00:39:50 | 只看該作者
請問有更詳盡的使用方法嗎
7#
發表於 2011-5-26 15:02:19 | 只看該作者
也去试试这个流程。关于pll相噪仿真还有其他方法吗?
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2025-2-24 03:25 PM , Processed in 0.164009 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表