|
就是我在跑Modelsim的時候 l; p! Y0 I; o% Y5 I( t
7 R0 ^' Y9 @/ | O( u$ M會出現以下訊息
- v: ?5 g4 i3 }- E7 T9 J7 X8 v
1 O7 f* S! _% L3 j z4 A2 I$ Z# -- Compiling module LD_feedback_0601. I6 V* E4 r2 ?/ }9 q9 X( p2 a
# ** Error: ld_feedback_0601.v(29): 'bias_set_t' already declared in this
9 H) v( |0 u! l( L% J2 B- d7 |scope (LD_feedback_0601).' p2 Z( n: s j# n8 v) \
# ** Error: ld_feedback_0601.v(1): Identifier must be declared with a port n8 ?( f8 R3 |5 y3 [: k. ?
mode: bias_set_t.
5 p& w& d2 }4 j" T2 N5 `/ b: s# ** Error: C:/ispTOOLS7_0/modelsim/win32loem/vlog failed. _# e0 V. Z2 P$ J
7 \# w3 A3 S9 q, ~" H& ~8 R" F他指的是我bias_set_t宣告上有問題* K- I* X# `8 D' I, j
1 M2 ]/ v# e% d$ Z9 Y J t可是我以前這樣宣告都正常阿 ~"~. X3 u3 F* Q( b3 {; d
4 D( F7 D/ Z: m0 |
* }# I+ Y, M6 t& h2 b4 E感謝解惑~
4 Y( _! T: ~2 D; y' J3 ?( \# H+ E% O0 }' r" [
...........orz
3 {0 N2 }* m5 C% R+ [9 q4 v6 h9 _3 A- d
=============<程式碼~~~黃色部分~~~!!!>==================: o: Z5 Z7 B" T% I) d" j
module LD_feedback_0601(clk,rst,E1,E2,p,q,p1,q1,bias_set_t,show_a_t);
: T* ]% ~" _- i3 N# h2 F: b3 d; }/ j6 c! v' z
: l3 ]6 f4 [: x" T0 I. Q2 ^3 I0 ]$ z
$ H @# _. o8 ~% F N* Q+ X+ Z7 f
input clk,rst;
; M8 S$ b7 E7 y; @+ E
; \+ K( z- n* J, F+ binput[7:0] E1 ;5 [9 f! Z: Q$ d: s1 Z
input[7:0] E2 ;# \0 n; \# P, f0 A" M: p
input[7:0] p ;* X4 c8 @3 Z+ Q; @
input[7:0] q ;9 s6 G7 K+ d. X$ I. @" W
input[7:0] p1 ;
6 t5 q- i+ ]- Z% M8 zinput[7:0] q1 ;
' s' U8 x+ u- A& ?+ r0 s; W: j- @' r. P+ H
/ y- u/ h8 k! o/ lwire[15:0] k1;8 O' q3 |% w" Q* \9 R- @
wire[15:0] k2;
( x0 ?1 t# }7 P7 Q, [wire[15:0] k3;5 P/ t- K. B/ {3 M0 l3 s% Y" H
wire[15:0] k4;
( ?; r; `& A; @6 D) W; l& M- T" @6 [
4 M8 R4 z2 Z. N
assign k1 = E1 *(q - q1);
6 n& a5 M, o" O" P" qassign k2 = E2 *(p - p1);0 I6 i2 X* O+ ?" j
assign k3 = E2 * p1;+ t, W* F k8 q' q4 a# O) U& i
assign k4 = E1 * q1;
7 b# j ?9 U5 | \- @4 o2 |/ H8 s, D- ?9 E) w+ `
//////////////////////////////////: P1 y: j- k" S( R
reg[7:0] bias_set = 8'd8;
0 |1 Z8 A) r, Nwire[7:0] bias_set_t;; c. D$ A& Z" m- J- s
output[7:0] bias_set_t;
3 P6 g/ W2 g7 a" f2 c e; ~4 X8 A5 R! |& t
assign bias_set_t = bias_set;! }4 ^" E# {8 _/ y3 Z' }
, J# @. i! J$ V! s q7 z
* }, ^0 k. u+ v+ _% Y' P( Greg[3:0] show_a;
( ^8 n8 s2 K& ?: G& b( `) T& y4 n1 ~: u$ [output[3:0] show_a_t;( T: u o2 S1 n% m
wire[3:0] show_a_t;
6 b/ p5 M- o* a: p" E! ^6 d' |0 U
assign show_a_t = show_a;
6 U. a, D- A2 {//////////////////////////////////) ]# [: v( l! L( H, B0 l* s8 ?( v
9 V* _+ o, p. w
always@(k1 or k2 or k3 or k4)4 @; h( }+ K C
1 M' m. {, a! x/ t1 b Dbegin/ p# z3 ]0 R" w# X( J
if(!rst)
. z0 ]6 f Y3 P( { begin
4 f$ ~2 }- o! {5 D" N. i show_a = 0;2 e9 Y' a9 n' v3 d+ \
bias_set = bias_set;
! c4 t" p$ m b# {/ _2 {; I end % C! O7 s9 a+ @6 F
else if(k1 == k2)
. j% B5 E# @2 O) m7 ?3 E9 I1 s begin
6 h3 d5 i- R* S: F5 p; r if(k3 == k4)1 x$ G4 T7 @% I% h2 _ e
show_a = 3;$ m# R! K- W) ^& n3 j" U
else if(k3 > k4 || k3 < k4)9 J* k7 j7 c5 W$ `3 q3 t/ I
begin
+ p, Z) _- ?- ?! }+ C2 b9 @ show_a = 0;+ _7 O4 ?. @! c4 f
bias_set = bias_set - 1;! d% y- B: j) j4 {1 z
end v& _$ e" o* j4 r9 @5 D
end |
|