|
Sponsor
% [1 z1 ]$ k: b4 U9 e+ OTest Technology Standards Committee of the IEEE Computer Society
3 I) `. h2 E9 j g" FApproved 14 June 2001
4 }( J/ f; e. p& N$ d( J9 m$ ]IEEE-SA Standards Board2 x" S* w1 f0 ?/ |
Abstract: Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and% q$ X2 O8 Q$ p0 y; i2 Q5 T
support of assembled printed circuit boards is defined. The circuitry includes a standard interface5 C6 Y" [" Z. W& e2 Q7 a1 o& W5 R$ J
through which instructions and test data are communicated. A set of test features is defined,
3 a, |: t$ B8 c3 jincluding a boundary-scan register, such that the component is able to respond to a minimum set
3 I" h# Q9 {; J5 v7 K5 [0 oof instructions designed to assist with testing of assembled printed circuit boards. Also, a language9 u& E' y5 l3 e% ^! |/ C6 n
is defined that allows rigorous description of the component-specific aspects of such testability features.
' y. O8 ~! }" K2 h0 D
5 h1 X5 j! F( P( O# Q8 p1 Q" `Keywords: boundary scan, boundary-scan architecture, Boundary-Scan Description Language,- D( d+ b& C# O' h, t% d
boundary-scan register, BSDL, circuit boards, circuitry, integrated circuit, printed circuit boards,
1 ~0 m2 U$ V) QTAP, test, test access port, VHDL, VHSIC Hardware Description Language
# G$ G5 h9 z. V- |6 W) f2 |/ [$ |6 n. Q/ \5 s/ _0 K' S
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|