|
Analog / Mixed Signal Examples
# E! G/ o. a% B! i0 F0 W1 s ], {# J C+ ` h: X( K
Behavioral Models of ADCs1 Y, c' d/ Z" ~ i( n/ U9 b
\ams\sampling\; sampling_101;1 N/ H9 f( p* d/ x1 t6 N
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
$ C7 y5 @) V! b8 \4 \ Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; 8 _4 q# k, l) J- G% w2 i
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4;
9 I. J7 g$ I) o
" V- p- {& L7 a9 ^! q lBehavioral RF
q9 [% N) @# m# C+ Y4 w* ^# I Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2; y+ J( Z! g6 h: o
0 ]) V( k& C7 [2 [ W) w
PLLs : {1 i4 R$ V" v6 N
VCO with phase noise $ cd 7 W5 B4 s" J/ b* |# a6 t
Pll with freq domain instruments $ cd \ams\pll;
7 q0 n( s' ?, w* @4 x Pll fractional with analog compensation $ cd \ams\pll; ; u0 J2 X( y7 C1 G: T* y3 l( o. w) m; g
Pll fractional with digital compensation $ cd \ams\pll; ' d( R) Y) A0 z2 b5 P
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; 4 n j0 y7 g" B0 b/ N# \
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; % ]8 S: W) j; L0 g, n, t$ h
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|