|
Analog / Mixed Signal Examples' ]; `+ j1 p) G4 ~: j& O7 G
0 Y- d9 L2 q+ H# a+ Q: m( LBehavioral Models of ADCs
7 y* G. U4 a- P\ams\sampling\; sampling_101;
' K ?7 S. K7 d6 p Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
0 U3 [$ }2 E9 s" p8 Q Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
9 c- J: A0 s; O9 F) d/ n Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; " o9 J& h5 C- L: C
6 z# R8 Y7 j. R: `- W/ fBehavioral RF
2 k3 q% ]7 \8 Z) A b9 E Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;% t, G5 P7 a# H) b- o
# d- p! S7 ` q' R
PLLs
5 }0 x" V& T; F/ m- }1 s VCO with phase noise $ cd
1 L4 A: z+ q: \8 A# k Pll with freq domain instruments $ cd \ams\pll; , P. t) p. _3 A1 [, W
Pll fractional with analog compensation $ cd \ams\pll;
: p% N8 c9 \+ W Pll fractional with digital compensation $ cd \ams\pll; ) P& ?0 Y3 v! Z8 B" e P: a
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; 6 G; N/ S( }5 @) f* H# F7 F D6 w# L6 E
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing;
5 d2 c' V2 D6 e' {( V$ f* H Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|