Design of High-Voltage-Tolerant ESD

semico_ljj

Design of High-Voltage-Tolerant ESD Protection
Circuit in Low-Voltage CMOS Processes

- n1 W6 ^; Z8 A4 r' y3 r! }( XIEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009

遊客，如果您要查看本帖隱藏內容請回復

ritafung

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009
6 `4 j* I9 _6 u* L! O9 D
這個是2009年嘛... 那麼快便有下載?
2 \5 m+ q! i8 V' ]2 U7 A$ E謝謝分享!

CHIP321

High-low Voltage-Tolerant IO,这种接口中文是怎么翻译的？多篇论文里提及，能否有大大帮忙解释下？
( b7 j, y% w8 @5 _, D$ `万分感谢。