|
Cadence SoC Encounter 8.1 Update Seminar5 w" g( L' D0 F. j9 m
8 V4 d" B( H9 z, j' M) B; H F
8 V3 E1 c4 @: S1 O4 K! Z' h/ K2 L" a; K. n
想了解Encounter最新8.1 版本強大的新功能嗎? 想知道Encounter 8.1如何協助眾多設計成功案例嗎? 我們將展現Encounter如何讓您的晶片設計smaller, cooler & faster,也提供您處理大尺寸晶片設計的解決方案,趕快參加Cadence益華電腦免費的Encounter 8.1 Update 研討會吧。
' u+ _8 e" `+ l3 M# I* x( y: `
S2 B/ Q u: @4 L1 ~* H9 ~7 J時間:8 k0 V" w5 v9 H
}4 j) p2 u* O( S' P$ |
Nov. 14, 星期五: 09:00am – 13:30pm
- K( [& J. B' p1 J) _2 h: _2 ^* e W" w2 @7 Q
8 N) _% L4 K; ?! O/ P2 B
; ]1 y1 O# i) ^' v地點:- S9 p6 I, \9 R' w& w
+ a# Q, U0 q6 t8 a: [新竹國賓大飯店13F 會議室A&B (新竹市中華路二段188號)
& s4 c/ |( n4 A9 ]2 g. M0 Y0 Q& \ E+ b
h3 {8 k5 N+ G/ [
# I. w& b6 D2 Y. U# J' D5 m
名額有限,請即刻報名!(http://www.cadence.com/tw/events ... ion.aspx?eventid=16)
( `: _2 J: h2 Y0 d6 `0 |1 X! i: k& f
5 W; B l5 p9 p0 A! c. \
2 ]& l$ X+ d& ^- W* u6 D' d
5 n! t) C# I2 M K, `- w$ A& b3 y2 f( C
u. ?. K% `1 q5 x0 C
9 ?2 T% ^9 \9 \+ y. {$ E5 N1 N
* w5 ^: Y0 x+ P2 i% {
( P* O7 { v; A4 ]09:00~09:30 / Registration4 |) e- t* X* J+ Q' l8 U: i
6 Y9 I+ n+ i1 U
09:30~09:40 / Automatic floorplan for design exploration to get the best result
" C$ h) T( f4 \' C4 { a
. W$ E0 b z( O9 w7 q9 `. ~09:40~09:50 / Balanced clock tree to reduce process variation effects
& Z- P; ~* X; `2 W3 P8 o
" h2 K9 m3 O" G" f09:50~10:00 / 32nm support for the very advanced technology 2 `, r- c6 K/ C8 h7 u# d) R- k1 S
& @8 _3 o1 D0 l) e* U10:00~10:10 / Post route optimization and SI closure productivity
3 c3 U A* c) G& z
! \# L9 A$ x. R( \( b1 g- h10:10~10:20 / 100% MMMC support in the entire implementation flow
2 O8 f$ r g- w) y$ c% _& l! O* o' @7 F9 g0 b
10:20~10:30 / Dynamic power optimization and low power CTS for power reduction; Y5 J1 n: O/ h" b& x; d+ `
" L) l: t' L1 f2 J) u3 [
; g# w4 Y( g W! i" Q8 }) k
7 y. e }0 d9 n6 ^7 v) l$ b! {$ j 10:30~10:50 / Break
; E% m' Y, a( P# r% Q2 F. ~# X P1 ]- a2 L
# O. U5 r& |8 ]6 i0 p W: R% R! l2 f% K; s- t! z
10:50~11:00 / Encounter Power System for new generation power integrity analysis
/ z0 ?0 K* l$ \* T* T! {+ q1 O9 T5 ~9 _& Q3 E2 @% F
11:00~11:10 / 3 very advanced statistic applications for better performance - Z: @5 z% z* @, ^# ?7 [7 K5 m
/ R- i! y! a2 ]: D( F. t" C# w' x11:10~11:20 / Active Logic Reduction Technology (ART) to handle big chips
t! a5 d+ x1 Y" u% d, S" @8 q% w4 x* Q5 |$ ?; v
9 Z3 M. T* E1 X, V: \" l7 A2 M* Q! Z) R/ T: V
11:20~11:30 / Constant run time and memory usage improvements
' c0 f- C( Y6 @
% H; `- k/ Q) S) ^5 v2 S11:30~11:40 / End-to-end parallel computing support
3 O- u+ I+ d1 K( \' G6 N1 d9 [: K8 a) H+ h" M$ P/ D
11:40~11:50 / Encounter Foundation Flow for ease of use and productivity gain
4 \ ?; g0 C" H1 O* n: q) o4 H1 f! T7 s
11:50~12:00 / Ending
2 u0 Y% ?- Q/ }$ y" P
# ` K, ]; o6 ?; W1 Z3 y* X12:00~13:30 / Lunch |
|