|
Bit rate and protocol independent clock and data recovery
" V! L: B1 ~3 X) t C: {1 r
$ Z% g+ Q& o) [1 \/ P* m# X
4 A( I% c- ~. r! g. rAbstract9 f3 z: F3 a1 M+ {' C
} G- v$ s! v% I2 a# A2 }
A design for a bit rate and protocol independent clock and data recovery circuit (CDRC) for use
- P9 k* P+ U$ S Y: T- i0 `6 c o6 g- m' I/ ?9 g+ g
in optoelectronic regenerators is presented. A conventional phase-locked loop (PLL) has been , ~, R" u% n' M# \& [; R
$ x* t" J+ G$ C" O' H: B- @# Xextended to a combined phase/frequency-locked loop by adding two additional frequency detectors (FDs). ; s& L+ Y4 G D3 r. p; E
* t) n; Y+ z7 Z% G9 E9 R4 X) G" y
This architecture guarantees reliable clock synchronisation of the input data with different line ( Y1 j! D9 X. `) g5 D7 P P! y
+ ?6 @' d3 h, U) U: U2 @# n9 u- }
codes over a frequency range spanning multiple octaves
1 `# V' ^8 V( { k0 T4 W+ _9 w) D
( ?8 M; f" d# y, Q |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
評分
-
查看全部評分
|