LVS問題 望大大指點

xjyy

使用LEdit90的LVS時，顯示This file is Binary.LVS can not perform iteration.無法進行對比，這是怎麼回事呀

m851055

是比對檔案中路徑的問題，若有需要詳細說明把netlist PO上來................

xjyy

原理圖
* SPICE netlist written by S-Edit Win32 7.03
+ X0 ^- e. ]3 ^6 c* Written on May 27, 2009 at 16:57:24
* Waveform probing commands
" x# I3 j5 @( ?' T2 z# X5 t, \) V.probe
.options probefilename="G:\tanner\Nand2_1.dat"
+ probesdbfile="G:\與非門2.sdb"
* l5 h+ L9 d2 F+ probetopmodule="Nand2"
% \2 X+ F# e2 D! A' e* H2 T* Main circuit: Nand2
M1 OUT A N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
! x6 X4 ]$ J- f# r# jM2 Gnd B N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
1 N" |/ o; C" sM3 OUT A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
M4 OUT B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
* End of main circuit: Nand2

xjyy

版圖
4 b4 N/ J) L6 B8 @( S% T+ V* Circuit Extracted by Tanner Research's L-Edit Version 9.00 / Extract Version 9.00 ;
; \. q& v6 r  A$ Q4 R0 `* TDB File:  G:\tanner\Nand2.tdb
, w  M% x$ S! r  l8 {; g* M* Cell:  Nand2        Version 1.07
* Extract Definition File:  G:\lights.ext
. ~6 n( i6 S6 p5 }0 L! `4 j* Extract Date and Time:  05/25/2009 - 15:05
6 a  @1 ]( s- @2 n: H* Warning:  Layers with Unassigned AREA Capacitance.
*   <N Well Resistor ID>
*   <Poly Resistor ID>
% ^5 Y" |: k3 V  C2 ~*   <Poly2 Resistor ID>
% w1 |% m' X- R& {! `*   <N Diff Resistor ID>
! s, I8 m' `3 w4 u, s& t! n*   <P Diff Resistor ID>
9 }$ W5 `6 Y! ^7 [. Z( R  n- \*   <P Base Resistor ID>
8 X6 i7 ~, v4 v( z; R* Warning:  Layers with Unassigned FRINGE Capacitance.
' p; O- E9 T2 s% _5 C9 L*   <N Well Resistor ID>
1 n: f) ?  k6 E  D* }/ Z*   <Poly Resistor ID>
* s( ?7 p" C: z+ F! L3 {, \*   <Poly2 Resistor ID>
4 i- ]. V' I2 ~3 R. {3 |*   <N Diff Resistor ID>
*   <P Diff Resistor ID>
*   <P Base Resistor ID>
*   <Pad Comment>
7 k, Z0 Z$ F* j4 a! p4 B/ U; T, A9 {*   <Poly1-Poly2 Capacitor ID>
* Warning:  Layers with Zero Resistance.
4 Z' _. K) |! T*   <NMOS Capacitor ID>
*   <PMOS Capacitor ID>
' p% w0 o3 y2 g  b*   <Pad Comment>
*   <Poly1-Poly2 Capacitor ID>

* NODE NAME ALIASES
*       1 = B (12,-14)
*       2 = A (-16,-18)
6 t; k. N. @1 A0 }3 k# x1 j*       3 = OUT (-2,-21)
/ h8 a" o9 D* i: C*       4 = GND (-30,-35)
/ J5 [- k  O* w" J& k, X*       5 = Vdd (-32,14)
M1 Vdd B OUT Vdd PMOS L=2u W=6u
* M1 DRAIN GATE SOURCE BULK (3 -3 5 3)
9 q0 c. y5 i/ `! y! I* a+ F) CM2 OUT A Vdd Vdd PMOS L=2u W=6u
* M2 DRAIN GATE SOURCE BULK (-5 -3 -3 3)
M3 OUT B 6 GND NMOS L=2u W=6u
6 ^2 F6 H! p* y0 B5 v* M3 DRAIN GATE SOURCE BULK (3 -31 5 -25)
M4 6 A GND GND NMOS L=2u W=6u
* M4 DRAIN GATE SOURCE BULK (-5 -31 -3 -25)
% V; ~7 O1 H- H- x" u0 W- R* Total Nodes: 6
% b8 Q; I! V0 J) }" T* Total Elements: 4
* Total Number of Shorted Elements not written to the SPICE file: 0
/ u, c5 Q  w, ?* Extract Elapsed Time: 0 seconds
3 F. N* |* C- `; o.END

m851055

與非門2 files name改為英文名稱.......................

xjyy

我宅了一周 沒想到栽在路徑上  萬分感謝 ！！！！！！！！！！