|
Sponsor
. m' o: S# B9 V, v8 ~7 hTest Technology Standards Committee of the IEEE Computer Society
) i) K4 L( Q+ j; i+ d y- _Approved 14 June 2001
0 U4 b; F9 X8 D: D/ F. B. s, d, HIEEE-SA Standards Board
' _9 l% n1 [) z. g) T- ?7 PAbstract: Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and
% s- j8 T% b3 m5 y2 ^9 Osupport of assembled printed circuit boards is defined. The circuitry includes a standard interface5 o7 G# F1 h/ x8 |6 N* f- Z# \" }
through which instructions and test data are communicated. A set of test features is defined,, Q* _; n% o6 `+ [9 {/ e# o
including a boundary-scan register, such that the component is able to respond to a minimum set
5 K5 H7 w2 T' j6 j* rof instructions designed to assist with testing of assembled printed circuit boards. Also, a language
8 O0 Q; x0 f' I! s7 His defined that allows rigorous description of the component-specific aspects of such testability features.
, i# G- ^; F; }9 e% N) j3 Y* x
& E% n; m' Q' W0 F" h v9 j" N9 k( ]Keywords: boundary scan, boundary-scan architecture, Boundary-Scan Description Language,7 c$ ^( t5 l) q
boundary-scan register, BSDL, circuit boards, circuitry, integrated circuit, printed circuit boards,% @& \# E* d% Y6 D/ c2 C: p
TAP, test, test access port, VHDL, VHSIC Hardware Description Language
2 t" Y* Q- Y! w: n; Q
& E: K$ U) N5 j0 ^% a |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|