|
Analog / Mixed Signal Examples: }& {0 ^" D2 Q
; R: S. y& f) e5 GBehavioral Models of ADCs
1 M! p/ K2 }' ]% E. }\ams\sampling\; sampling_101;
! \; d# ]# O0 [1 q0 L Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
' B* r/ O6 ?; c2 y Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; + U0 k3 u9 b4 E+ {- r
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4;
: M i4 i. x0 U/ ^* P. N3 B ( S; c$ Y& }' A R# i( I, n) e* V/ G) s
Behavioral RF
2 B2 f+ N' N# V9 `+ @6 K Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;% a( t2 ~/ L% a- l& i, i
4 s# s3 N: @) i) c
PLLs
) u( z2 Z! y; G$ r$ w4 y VCO with phase noise $ cd , x7 z4 e7 Y3 ]3 ~+ h
Pll with freq domain instruments $ cd \ams\pll; 5 e8 t: F! a1 M0 L3 R0 I7 s! y
Pll fractional with analog compensation $ cd \ams\pll;
& j+ D7 t' S: |- R5 N% z& M x- V Pll fractional with digital compensation $ cd \ams\pll; 2 a) A% t! M# U
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; , q# y, x% r; Y, V0 P
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing;
( `8 C% M* Y6 D* y5 c Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|