Design of High-Voltage-Tolerant ESD

semico_ljj

Design of High-Voltage-Tolerant ESD Protection
Circuit in Low-Voltage CMOS Processes

6 e% i  R7 U. c, \7 g8 OIEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009

8 U# m! {; ?7 [

遊客，如果您要查看本帖隱藏內容請回復

CHIP321

High-low Voltage-Tolerant IO,这种接口中文是怎么翻译的？多篇论文里提及，能否有大大帮忙解释下？
6 e$ `* b  A* u$ g# c万分感谢。

ritafung

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009

2 b; O8 P- h% v( f  s這個是2009年嘛... 那麼快便有下載?
7 Q2 P* r$ E5 L% M謝謝分享!