|
請問一下VCCINT & VCCIO還有其對應的GND 這些腳位是做甚麼用的啊??
" s+ H3 i5 O3 \
8 R- t- P9 X3 D4 U9 S# U, c( H* [我已經看我DATASHEET上對這方面的說明,但感覺還是有點不清楚
- Z) f0 A6 g- N) m- r感覺上VCCINT & VCCIO好像只需要各接一隻腳就可以了,其他相同名稱的腳位都是相通的....." g9 g( n* g- l; N' S
我的想法正確嗎??+ ~) g; B8 i" n$ [2 v8 P% ~
3 z4 ` t- C9 T. c* g) C9 t
如果布正確的話....( D4 z! ?2 j0 P$ {' e9 n, Q
能麻煩各位幫我做個詳細的解說嗎??
$ i( p. ]$ P! b7 [) W+ p4 S7 u5 l# G
先說聲謝謝~
. f1 y- Z0 z( b" g! F& `! z% ]6 i. z7 ?8 q! n" C0 \! D; V* z
2 z7 S) B: c g8 \' C9 C1 m \0 U+ q( H* T
----------以下是DATASHEET針對VCCIO & VCCINT所做的說明------------
+ u. h. Z9 A# L' ~* l8 ], t( w4 r* u9 ~8 y0 K! N* p4 q2 b+ H
MultiVolt I/O Interface; j; d8 D; V# {6 C
! `8 ^; b$ E# `( x2 w6 }, ] C
MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O
$ `* L% R0 p$ b% _7 P6 n! b' d7 P" jinterface feature, which allows MAX 7000 devices to interface with
; l4 f4 Q( Y3 ~! x8 j1 Isystems that have differing supply voltages. The 5.0-V devices in all
0 t A$ [3 v: b; T8 E. y4 S$ ypackages can be set for 3.3-V or 5.0-V I/O pin operation. These devices( l) t+ q) ~- R/ t- {$ u
have one set of VCC pins for internal operation and input buffers' ^7 C8 u# g8 m! c( N% Z3 [' A
(VCCINT), and another set for I/O output drivers (VCCIO).5 z! ^; ~1 d" I2 C E1 \
The VCCINT pins must always be connected to a 5.0-V power supply.
! z# M& O. s0 `) L% d' w aWith a 5.0-V VCCINT level, input voltage thresholds are at TTL levels, and; W; T( F" M8 ~5 ~
are therefore compatible with both 3.3-V and 5.0-V inputs.7 \0 y5 Q5 x$ n* G* e, n6 V
The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power
1 \; W, u% \- Z6 S# s$ Tsupply, depending on the output requirements. When the VCCIO pins are$ z6 T+ T1 h( o9 ~# @. [2 t- a2 @
connected to a 5.0-V supply, the output levels are compatible with 5.0-V6 B" ^6 ]/ C' t# I
systems. When VCCIO is connected to a 3.3-V supply, the output high is" P# Y3 j' \ `+ a$ D# V: c
3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices
; q, }/ n+ I8 k5 n- [7 Qoperating with VCCIO levels lower than 4.75 V incur a nominally greater; v+ x+ k P3 d# ?5 l/ B
timing delay of tOD2 instead of tOD1.6 Z. {% P+ v5 e; _! N
}5 Z# x" }+ {! }; w; h" |8 {
[ 本帖最後由 jimcooper 於 2008-11-9 04:21 PM 編輯 ] |
|