|
Bit rate and protocol independent clock and data recovery* F% \0 K, S5 d# c1 d
3 Z( C7 s0 t, B4 V
5 w/ L8 i7 G9 Z+ DAbstract
8 J7 J9 e$ M2 @4 q6 `0 _6 g2 Y& b& p* h7 z: M I2 Y, `% Z# g
A design for a bit rate and protocol independent clock and data recovery circuit (CDRC) for use 7 u; p7 U [8 o5 G' r4 L$ A1 |
6 [' L ^/ W0 I% x
in optoelectronic regenerators is presented. A conventional phase-locked loop (PLL) has been
' o) `+ S, B& U; R' ? J c( Z4 ]" w X8 d' ]& U) S! T- C$ O+ z
extended to a combined phase/frequency-locked loop by adding two additional frequency detectors (FDs). 8 X/ z8 ?: @8 q
5 O2 q$ {0 ?+ r
This architecture guarantees reliable clock synchronisation of the input data with different line
4 P8 n m8 j) v7 Z; E( _9 B3 l ^4 A4 X3 z
codes over a frequency range spanning multiple octaves. x) K7 N1 e5 P* `# ?" D) X
: p6 l+ J* X; V7 v8 m6 N
0 j3 S) P* a. P, @' V |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
評分
-
查看全部評分
|