|
Sponsor o5 U7 z; k6 g3 X
Test Technology Standards Committee of the IEEE Computer Society0 O9 W) x. x9 s+ r2 O% T }; Z: Q
Approved 14 June 2001
" s: ^* {( X2 O8 ~2 }5 O1 e9 QIEEE-SA Standards Board
: R5 P2 [. ~; n& nAbstract: Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and, {3 c$ D7 t; C9 [$ b/ h8 }" K
support of assembled printed circuit boards is defined. The circuitry includes a standard interface
, r$ i* _8 |! Y2 t3 Wthrough which instructions and test data are communicated. A set of test features is defined,
/ k/ y& H* A! b+ J1 c/ _2 ~including a boundary-scan register, such that the component is able to respond to a minimum set2 h. k+ @" B3 k/ R
of instructions designed to assist with testing of assembled printed circuit boards. Also, a language
( V2 P Q0 d# K% ~' `& [! d* `: Vis defined that allows rigorous description of the component-specific aspects of such testability features.
( R1 ^* ?* G5 g' v8 x# Z, @, Y* Q0 f% _* t6 @
Keywords: boundary scan, boundary-scan architecture, Boundary-Scan Description Language,1 @& M. l: J! Z: i! {
boundary-scan register, BSDL, circuit boards, circuitry, integrated circuit, printed circuit boards,1 D' Y: ]7 d. X
TAP, test, test access port, VHDL, VHSIC Hardware Description Language
2 c* |) }4 f& Z" F3 Z/ Z/ m: h7 n7 S' T( w8 g! X5 @. _
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|