LVS問題 望大大指點

xjyy

使用LEdit90的LVS時，顯示This file is Binary.LVS can not perform iteration.無法進行對比，這是怎麼回事呀

m851055

是比對檔案中路徑的問題，若有需要詳細說明把netlist PO上來................

xjyy

原理圖
3 o/ J7 z& ?1 t0 i* SPICE netlist written by S-Edit Win32 7.03
* Written on May 27, 2009 at 16:57:24
& ]. I4 e" F! Z# a& \$ g% [4 C4 @* Waveform probing commands
.probe
.options probefilename="G:\tanner\Nand2_1.dat"
+ probesdbfile="G:\與非門2.sdb"
' u% J7 X7 r% _& u% h+ probetopmodule="Nand2"
* Main circuit: Nand2
M1 OUT A N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
  K& B& J0 \% V& s' `M2 Gnd B N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
( J4 J: h( Z5 \/ XM3 OUT A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
0 E9 A) i  l! ?. t8 ?M4 OUT B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
* End of main circuit: Nand2

xjyy

版圖
' s5 r/ a2 A1 P+ i3 F* Circuit Extracted by Tanner Research's L-Edit Version 9.00 / Extract Version 9.00 ;
  w8 T4 J2 m- q1 \' i8 w( U8 r* TDB File:  G:\tanner\Nand2.tdb
4 \- \" J& [% Q: ~; N- M, i' W* Cell:  Nand2        Version 1.07
( F$ f6 H( Z  [( W) o+ _9 k* Extract Definition File:  G:\lights.ext
* Extract Date and Time:  05/25/2009 - 15:05
* Warning:  Layers with Unassigned AREA Capacitance.
7 O7 }* }( ^& \$ ?; }- f*   <N Well Resistor ID>
3 l* K8 Z7 m& m+ t: U*   <Poly Resistor ID>
- m# Z3 t* w: N' p& I* V5 M/ ^*   <Poly2 Resistor ID>
*   <N Diff Resistor ID>
) _9 O7 w9 c( ~; n*   <P Diff Resistor ID>
  ?9 \3 \" A; }1 `*   <P Base Resistor ID>
! S4 D( k2 ]7 ]5 }) u* Warning:  Layers with Unassigned FRINGE Capacitance.
*   <N Well Resistor ID>
*   <Poly Resistor ID>
*   <Poly2 Resistor ID>
/ ?; t8 C" J# V4 _) N% u*   <N Diff Resistor ID>
*   <P Diff Resistor ID>
*   <P Base Resistor ID>
2 [) I) O) N( }0 o# i% X. @9 p3 [*   <Pad Comment>
1 f  _0 y7 `9 v; a*   <Poly1-Poly2 Capacitor ID>
( [* c3 [: J( F* Warning:  Layers with Zero Resistance.
" K0 q( N3 q. t) c*   <NMOS Capacitor ID>
) U+ `, z% x6 @" r! w" ^, u" P*   <PMOS Capacitor ID>
*   <Pad Comment>
/ _* n1 R1 I9 |: B*   <Poly1-Poly2 Capacitor ID>

* NODE NAME ALIASES
! G% B, Z6 Q( A0 v*       1 = B (12,-14)
*       2 = A (-16,-18)
9 H  n3 X5 M) e( f7 }5 R*       3 = OUT (-2,-21)
" q. z' ?! d, v1 O*       4 = GND (-30,-35)
*       5 = Vdd (-32,14)
M1 Vdd B OUT Vdd PMOS L=2u W=6u
8 y; x1 S0 }7 M# D* M1 DRAIN GATE SOURCE BULK (3 -3 5 3)
9 |# O# h" W8 n; g+ E! \( I3 p+ KM2 OUT A Vdd Vdd PMOS L=2u W=6u
8 T: ^- J: d& u( T/ n! C" k% i; o$ G* M2 DRAIN GATE SOURCE BULK (-5 -3 -3 3)
4 B! J8 C5 X+ R7 C+ [* Z' HM3 OUT B 6 GND NMOS L=2u W=6u
* M3 DRAIN GATE SOURCE BULK (3 -31 5 -25)
4 A5 l- q# |$ d5 H; ^M4 6 A GND GND NMOS L=2u W=6u
* M4 DRAIN GATE SOURCE BULK (-5 -31 -3 -25)
2 ~: w1 F) g/ o9 h( e* Total Nodes: 6
* Total Elements: 4
* Total Number of Shorted Elements not written to the SPICE file: 0
* Extract Elapsed Time: 0 seconds
.END

m851055

與非門2 files name改為英文名稱.......................

xjyy

我宅了一周 沒想到栽在路徑上  萬分感謝 ！！！！！！！！！！