Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3187|回復: 4
打印 上一主題 下一主題

[問題求助] 论文翻译

[複製鏈接]
跳轉到指定樓層
1#
發表於 2008-4-21 13:36:31 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
soc的博士论文翻译,很多专业词汇偶没有头绪,求帮助:4 Z5 z! u/ \& z; d% J# i6 l
& a7 \! z2 c% x
Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
發表於 2008-4-21 16:25:34 | 只看該作者
Can it find in IEEE ?
, h7 ^7 o" Q) [9 ]Please give me the full name of  博士论文 , let's try to solve it
. P* d. @. U* ]( @0 w! u, r3 L
6 u: o2 m9 P" j* y& O# w[ 本帖最後由 masonchung 於 2008-4-21 04:29 PM 編輯 ]
3#
發表於 2008-4-21 23:56:35 | 只看該作者
這應該是APR的論文* b# k, Z5 y  k. c
3 R1 ~) F( ?$ w, A; B

) Q; g% t( u9 zAbstract:& Y: T) C7 r0 A/ z9 P+ ]
Parasitic interconnect corner methods are known to                      _1 P% Y$ Q* T8 d
be inaccurate. This paper explains the sources of their errors and
6 J% `$ Q% d9 d! r4 H- q. v: a% A6 Gshows that errors in excess of 22% can occur in the predicted
6 c2 o# V# e' V9 @3 O4 {corner delays of a multi-layer stage in the presence of process3 N8 P( E- H4 P1 z6 Z8 d
variations. It is shown that exhaustive corner search methods are5 d9 x' a( I* m! `' X. Z
infeasible in practice as they have an exponential complexity in
- g1 T( b1 `2 Iterms of required SPICE simulations with respect to the number
- r- b3 u/ X0 `4 ]* B& Oof layers a stage is routed through. This exponential complexity
1 m; j: [* X, N5 U3 x* His reduced to a linear one with a new simulation-based search
0 l  U& r4 K# u' ~' ymethod with the aid of stage delay properties. The ideas behind' E& e7 I7 K9 c$ Q- |
the simulation-based methodology are shown to be expandable
8 ]" v/ E4 f: X" ^( t* nto an analytical-based multi-layer performance corner location1 i  E$ ?1 M) G: B
methodology. The simulated best/worst case delays based on these# h3 w. \: N+ ~4 _, h5 R8 J
analytical corners produce errors below 4% as compared to the- a$ U4 O1 E8 S: p
exhaustive search simulation based method.- r5 d# s# \; Q0 P& P6 q

4 C# B/ ?6 V# [$ Y[ 本帖最後由 masonchung 於 2008-4-22 12:01 AM 編輯 ]

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
4#
 樓主| 發表於 2008-4-22 12:28:19 | 只看該作者

偶是门外汉

对的哦,就是这篇7 v& k! G% C$ U
很多专业词汇我不懂怎么翻啊
4 Q( P2 M: U$ h1 \
. u$ J/ k# j8 a, y7 O6 X* d$ C) ythe name of this paper:    Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
2 I7 |$ t) l; Q2 _4 B5 P3 \9 k& ?
" q, g: _' m/ \. x( b1 z" S比如说:
; j! F9 q8 r9 a  BPerformance Corners/ h) |9 Z$ {$ P( ?, b
Variation-Aware. {: U2 A7 K* k7 H- e- o5 |
stage3 _2 D! P7 B6 W  c; W: W
corner' d2 P' o& m4 @) s
之类的
" b  I( E& O2 W: w8 F! Z' P
; u# A5 `& Y( [+ a6 l# S: Rtx们帮帮忙啊
5#
發表於 2008-4-25 21:20:49 | 只看該作者
建議你可以到EDA設計或RD討論區發問
9 W; A  m$ v' X% g/ i+ N) k或許可以得到較多回應哦  ^^
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2025-1-4 05:16 PM , Processed in 0.167010 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表