FPGA verification Engineer most difficult job functions?

mister_liu

招聘公司：A famous IC company
招聘岗位：Senior FPGA verification Engineer
; T' m" m" D4 `7 [. t8 P9 `3 e工作地点：Shanghai
% Y& t  [0 E2 ~, A7 H
" l( J9 E" U- h8 ?! ^, u3 g岗位描述：
Job Responsibilities 1. Port whole chip to Altera Stratix4 FPGA development board 2. Anticipate the HW/SW co-simulation environment building 3. Help debug the IP such as DMA, Memory controller, Display Unit
, K6 y* W2 r- b" \* q" ^# M
职位要求：
Job Qualification 1. CS or EE Master is preferred, 3~5 years of relevant experiences 2. Altera FPGA verification experiences 3. Familiar with Altera Sigal TAPII 4. Familiar with Oscilloscope, Logic analyzer 5. Familiar with ARM SOC 6. Familiar with Verilog or VHDL
/ ]# |3 ~( a% u
* u# w: `: l5 ]$ Q6 L% O" {! c0 t能者與意者請email研發簡歷與chip123聯絡。

ranica

招聘公司：A famous IC company
) e& k. O; _: G' p) Q, c1 F工作地点：Shanghai
( H* @9 d6 Z! K
岗位描述：
) P# y5 ^! E( |) J" cJob Responsibilities 1. Design AXI NOR flash controller, AXI SDRAM controller 2. DDR2/DDR3 IP integration and verification 3. FPGA DDR2/DDR3 PHY integration 4. Write test plan on memory controller 5. Write C test cases to memory controller 6. Be responsible for all the techniques of memory controller

- i  @' i% ~1 y' E) ~, V6 G" ~职位要求：
. M3 w* c. }/ P( u7 UJob Qualification 1. CS or EE MS/BS , 3~5 years of relevant experiences 2. Verilog or VHDL, C language 3. Familiar with memory controller including SDRAM, DDR2/DDR3 4. Be familiar with AXI, AHB, APB protocol 5. Assertion , Random test and coverage knowledge
. R# [2 _; H% A* t7 v( {
能者與意者請email研發簡歷與chip123聯絡。

ranica

招聘公司：A famous IC company
工作地点：Shanghai

岗位描述：
7 D( n) a! d# K% j" QDuties • IP design and support for digital baseband of cellular phones • Digital SOC design and integration for chips

" ?3 H# ]3 |) W+ T  H! b职位要求：
" ~) F$ O# }9 jRequirements • B.Sc. degree or above in Semiconductor, Electronics Engineering areas • 2 years or above design experience in industry • Good knowledge of design flow including documentation, VHDL/verilog coding, code check, equivalence check, synthesis, timing analysis and RTL simulation. • Good knowledge of AMBA AHB/AXI protocol is preferred. • Good knowledge in UPF/IP-XACT based design flow is a big plus. • Hands on experience in digital IC design EDA tools, such as NCSim/Questasim, Design Compiler, Formality, Primetime etc. • Good communication skill, will have frequent communication with foreign teams. • Good written and spoken English is mandatory.

5 e# A7 A0 `7 _; D# ^能者與意者請email研發簡歷與chip123聯絡。

tk02561

招聘公司：A famous IC company
/ _# P* u: ^& f. r招聘岗位：Architectural Design Verification Engineer
* s; P& T1 ?- `' h. V工作地点：Shanghai

( k6 u" o8 M) \* S岗位描述：
* K8 B5 a% e, V: S! o4 H Responsibilities: To develop assembly programs for testing the compatibility of CPUs with the XX architecture. To develop and extend Perl programs which automate the creation of these assembly programs. To work with CPU architects to develop and implement test plans for the verification of new and existing XX architectural features. To work with simulator and core developers to run these verification programs, debug failures and identify necessary fixes to the models, cores, simulators and architecture
7 w  \" J* S6 z
9 a0 W9 z, ]3 d, i; v- @/ e1 H职位要求：
7 v* Q3 }  n% ~" x5 qKnowledge/Skills: Excellent programming skills and proven programming experience (post-graduate level research in a programming intensive field, or 3 years of industry experience) Excellent problem solving skills Ability to work independently, contribute to team goals, and to work with other team members in remote locations The following skills will be used on the job. Candidates with outstanding, proven programming experience in other engineering or scientific research fields would be given the opportunity to learn some or all of these skills on the job: - Knowledge of XX architecture - XX assembly language programming - Perl programming - Development experience in the linux environment Requirements: Education : BS in EE or CS (MS or higher preferred). Experience : Four years experience or more in related area. Systems : Unix, Linux, Windows. Language : Good English verbal skills plus reading/writing for documentation. Spirit : Good team spirit, professional, motivated and eager to learn combined with natural curiosity "to discover", "to know" and an attitude "to fix a problem".

5 f; N0 ~9 C2 b能者與意者請email研發簡歷與chip123聯絡。

tk02561

招聘公司：A famous IC company
" z- G- V% R: u: g) _* b6 H2 o招聘岗位：CPU Core Design Verification Engineer
工作地点：Shanghai

Responsibility:
Development and verification of XX microprocessor cores and products.

Knowledge/Skills:
5 p& e) o4 X; a$ O4 A" z; N) {Strong microprocessor architecture and micro-architecture knowledge.
Understanding of XX architecture is preferred.
Good logic and RTL design skills.
$ w+ n1 H' X* q) F& w' `! aExperienced with CPU design verification, debug, and testing methodologies.
Good knowledge of common test methods and techniques (ie: regression, functional, random, structural, emulation ...)
Experienced with building test environments, test benches, checkers, test vectors, assertions, coverage analysis, ...
8 e: n( `5 w- e9 N! K. r) C* }( yGood programming and scripting skills, such as Verilog, System Verilog, assembler, Perl, Shell scripts, C, TCL, Windows Office, ...etc

. Y6 [, C% m" k! H$ n$ e* rRequirements:
Education : BS in EE or CS (MS or higher preferred).
! B: p% N9 \  `& P2 e9 SExperience : Four years experience or more in related area.
Systems : Unix, Linux, Windows.
! [: n; {/ Y1 L) wLanguage : Good English verbal skills plus reading/writing for documentation.
' \$ u8 B+ X# U# J2 y; V0 o. ASpirit : Good team spirit, professional, motivated and eager to learn combined with natural curiosity "to discover", "to know" and an attitude "to fix a problem".

& H% G/ t9 Y' r* q' {" H能者與意者請email研發簡歷與chip123聯絡。

mister_liu

招聘公司：A famous IC company
4 o2 P) b1 b( \/ q1 Q招聘岗位：Firmware Verification Engineer (Enterprise & Storage Division)
工作地点：Shanghai
0 ^$ T3 M0 X9 a9 X
岗位描述Job description:
  b+ c& o3 b; ~' YAs a Firmware verification engineer, you will join a rapidly growing team of professionals in the development and verification of real-time firmware for storage ASICs. Your initial responsibilities will include, but are not limited to the following:
4 L' _/ J. ~. Z Collaborate with global and local teams to verify the full storage system solution.
Analyze technical requirements and Firmware designs to create the verification test plan
5 W% |+ ~; K+ RDevelop the test cases including both system level and to interfaces.
Execute the test cases and debug the issues found as well as provide comprehensive analysis.
Log bugs found to tracking system and follow up till the end of life
Participate in specification, design and implementation review with peers.
8 w) h$ |9 M, v% O5 I5 M! h Use of storage testers, analyzer and other debug tools.
# h% _, R/ V# s* J' S Write and review engineering documentations
' S/ K2 d; A6 e6 W& W- y0 c0 T
6 D0 w4 d9 R4 ~  M! {4 @4 s# X* J职位要求Qualification:
Master or Bachelor’s degree in Electrical Engineering or Computer Science
$ x  n: s' V+ |  L 3+years of Firmware development or test experience
! L. ~' f& _: ^8 x C language programming and debugging
Skills of script language programming, such as Perl, Tcl/Tk, or similar
& P0 s  K$ ?( v2 O) R Solid knowledge on Linux kernel or device driver or tools.
* f7 L6 D$ l7 n! G+ T! P% n Master test process, and experience on test tools and test cases development
Familiar with storage specifications, especially SCSI, SAS, SATA, and PCI Express are plus.

mister_liu

招聘公司：A famous IC company
招聘岗位：IC logic design engineer
, S* i$ a4 \+ x! c工作地点：shanghai
9 b* X% v) f( A0 i5 D  z' u) V) t
岗位描述：
" f4 f- ^! q( E' y! ~Job Duties: Micro-architecture design, RTL coding, simulation and verification of the assigned graphics block; should be also responsible for the synthesis and timing check of the block.

0 ]4 x4 ?( M7 i! t# n: t职位要求：Qualifications: (Educations, Experience, etc.):
8 H6 x) w4 T6 L( P  a" T" J1.Education: Master degree or above, major in Micro-electronic,EE, CS or related.
  n- L1 `( j5 o, w  N2.Experience: Have experience on SOC chip design.
3.Knowledge of/Skills and Abilities
; a* R' g6 w+ V, y) K·Be familiar with IC logic design flow;
·Have good skill in RTL coding, simulation, synthesis and static timing analysis;
·Have strong hardware knowledge of computer architecture, Know-how in computer graphics is preferred;
·GFX Chip design experience will be a good pls.

ranica

招聘公司：a top 15 semiconductor company
招聘岗位：Senior Digital Design Verification Engineer
. N" n# I; N& d9 c0 H$ V7 t% f工作地点：Beijing
/ d: I( R) u9 R/ K# B3 g
1 ^+ ]/ n3 F  j, f9 a岗位描述：
4 V- G! o2 P) DJob Description Responsibility: The responsibilities include but not limited to: 1. Leading the high efficient verification platform development for application specific digital processor system and the whole chip digital system. 2. Leading the high efficient mixed signal verification platform development for mixed signal chips. 3. Work together with local and US team to define the verification strategy, test plan and quality benchmark. 4. Work together with local and US team for system validation. 5. Digital micro-architecture design, RTL design and implementation.
7 G; `4 K+ _4 M$ F
职位要求：
Requirement: 1. MSEE or PhD in EE or microelectronics or computer engineering. 2. 3 year+ experience for MSEE and 1 year+ for PHD on digital verification, RTL related design and implementation. 3. Proficient in SystemVerilog and advanced verification platform development (VMM/OVM/UVM/etc.). 4. Be familiar with SoC design and verification methodology is preferred. 5. Be familiar with digital signal processing for image processing or communication is preferred. 7. Good spoken and written English. 8. Self motivation, result oriented, good team work and communication skills.

ranica

招聘公司：A famous IC company
% p5 d1 ~/ V+ I" m# d- N( m, [- M+ G% X招聘岗位：Design Verification Engineer, Staff
$ `7 O$ Z9 H2 y% o9 l. T; [; r工作地点：Shanghai
# }! u+ B- d2 |% K
4 N) r, E5 T3 S( `岗位描述：
Job Function This DV Manager will be part of a team working on the future integration of complex SOC and switching product. The successful candidate will play a key role in driving many of the key DV architectural and in depth technical aspects of various projects and perform the following duties: - A multidisciplinary function, working in close collaboration with the design engineering teams and managers and directors on the various efforts involved in the definition and implementation of various projects and scoping development efforts and project schedules. - Responsible for the overall chip verification, in addition to the possibility of direct responsibility for the architecture of specific IP blocks or functions, depending on any specific area of expertise the candidate might have. - Interacting with and guiding a wide variety of internal and external design verification development teams, DV methodology, silicon IP and tool vendors. - Work with senior management, architects, and the design and DV teams across sites to contribute in definition of ASIC products specifications, feature definition and architecture.

ranica

职位要求：
Skills/Experience - 10+ working experience in the field of design verification, experience in networking or switching design is a big plus. - 3+ years as DV technical lead/architect or manager position. - Proven experience of the latest design verification methodology such as OVM, assertion based coverage driven verification (code & functional coverage), constraint random test generation, formal checkings, power verification, modern design verification tools and languages (e.g. PSL/SVA, SystemC++, SystemVerilog, Vera, Specman, simulation systems) - In depth experience in use of SystemVerilog and OVM to drive testbench is highly desirable - In depth knowledge of ASIC design fundamentals from RTL to GDS including DFT verification. - Experience in power verification is a plus. - Proven debugging and problem analysis skills. - Strong documentation and communication skills. - Good people and project management skills including scheduling, resource allocation, risk assessment, matrix management, and process development and organized and methodical with proven ability to plan and execute project. - Ability to work well in a dynamic, fast-paced, pressure filled, across multiple sites North America and Asia - Flexible in terms of responsibilities and hours. Education Requirements MSEE or PHD in EE or CS

ranica

招聘公司：A famous IC company
招聘岗位：Lead SW Integration and Verification Engineer
: t5 A, p; k, D3 J( y7 I工作地点：Shanghai
, [, e; N$ M' Q! g+ D. B2 ~
岗位描述：
Job Description S/W Integration and Verification engineers will be responsible primarily for defining the requirements for system and software test based upon system requirements specifications and preparing for detailed, comprehensive test procedures. Key responsibilities will include validation of S/W package as well as integration with GUI, DLL, COM, and device driver. Applicant must be comfortable with quickly learning new technologies, have strong design and problem solving skills and must be a team player.
* ~6 e8 P+ n' s; L" i8 C4 X
0 u) I; G9 }4 y$ B职位要求：
Required Skills - Bachelor or above of Software / Computer Science or equivalent experience. - Minimum of 4 years of SW verification expereicne or equivalent. - Strong knowledge of at least 2 of the following scripting languages such as Perl, Python, VB script, DOS batch file, or Unix shell script. - Must be proficient in authoring and updating test plans with raw data, and summarizing results with simple spreadsheets or complex/custom data analysis tools. - Experience in each of the major testing types comprising a test cycle including functional, system/integration, regression and error handling. - Create, maintain and execute automated tests using script languages. - Proficiency with scripting languages, compiling, and debugging builds for C/C++ applications. - Strong verbal and written communication skills. - Exposure to the entire software development life cycle. - Utilization source control tools such as Visual Source Safe to establish proper version control of automation scripts and to build the S/W package for integration. - Understanding TCP/IP Network stack is a plus. - HTML, SNMP, or XML Experience is a plus.

ranica

招聘公司：A famous American IC company
0 O- P1 M; C) F  t1 t9 [招聘岗位：Sr. Staff ASIC Verification Engineer / SOC Verification Lead
工作地点：Shanghai

岗位描述：
Job Description:
As a core member of a XX China SOC development team, primary responsibility will be verification environment development and verification planning and executing. Lead the verification group to accomplish SOC project verification tasks.
: K2 Q* W6 @& F: {! O7 z
; a! s4 i  R* B  ySummary of Duties/Responsibilities:
· SOC verification requirements analysis and planning
# }& C4 j* B- i$ l* f· Architect and build OVM based test environment for efficient and flexible IP level and SOC full chip verification
· Create test plan, and lead the verification organization to implement the verification tasks
; |5 P+ v+ K# m5 O9 C8 k" |· Design coverage metrics and verification reporting system
· Coordinate debug efforts to achieve IPs and full chip functionality
· Documentation of verification, organize/participate in verification/design reviews

ranica

职位要求：Job Requirements:
· Excellent English and Mandarin skills
3 N; I5 {0 w) {5 W· Takes initiative and sets high goals, smart and confident
· Self starter & ability to work in a team environment as an individual contributor
7 p' b' Q* D( O  W4 K6 q! J· Tracking record of planning and delivering successful verification projects
4 ^. }! a8 u) h- l! @1 x4 e· Expert of advanced verification methodology, like OVM, VMM
· Ability to test silicon using logic analyzers, oscilloscopes, and other common laboratory equipment is a plus.
$ G* O- C' @1 k* T0 H4 a3 {· Thoroughly understand SOC development flow, solid knowledge of semiconductor technology
" P) M- D0 g6 e, t$ x
$ @. g) m3 Q2 d1 B$ J# s/ OEducation & Work Experience:
- p: l, g! @: ?% q6 w$ }' D. Q· 6+ years of verification environment development & SOC verification
· 2+ years of team/project management experience;
· Expert in System Verilog and OVM or VMM verification methodology
6 }* E$ X, S! e7 |9 h2 A· Proficiency in Perl, Tcl, Tk, C/C++, Verilog, System Verilog languages
· Master's Degree or above in EE/CE
: j# W+ \+ R) G' G+ n
Benefits:
6 w6 o7 r* ^6 t/ W* `9 j" a8 u· Competitive salary
· Stock options
· Excellent medical insurance plan
' d0 g3 h8 i' @2 x0 k' `; x· New product design bonus
· Extensive training programs covering technology / management skills

ranica

招聘公司：A famous European IC company
' ^, f3 [+ ?3 d" X招聘岗位：Senior Digital Design Engineer
工作地点：Shanghai
" U- C6 w8 i6 [" ]
岗位描述：
, q' `5 D8 v* B5 V  q4 W- S- Define specifications in cooperation with international teams - Design and verify digital circuits for mixed-signal application - FPGA-based verification of digital circuits - Estimation of efforts and schedules for design projects - Close cooperation and interaction with international teams
9 D3 C2 k" V) V/ l! a% W
职位要求：
Requirements: - Bachelor or master degree in Electronics, Communications, - Computer Engineering or equivalent, 2+ years - Strong background in digital design and verification - Experience in working with FPGAs - Flexibility and open-mindedness; Self motivated, excellent communication skills and a real team player - English written and verbal; - Willingness to work and interact in international teams

ranica

招聘公司：A famous IC company
, {) K7 J- X( {. X  B+ P0 F1 O招聘岗位：Senior / Staff ASIC DFT engineer (MCE ASIC)
工作地点：Shanghai
# S# j8 N2 R2 {3 r# x& ?
岗位描述：
% u' R0 x2 M$ Q8 d% Y& `Description: Sr. / Staff ASIC DFT design engineer Focus on DFT design & debugging of leading-edge large SoC.
- F9 C+ o- K! f- h1 m. b
职位要求：
- a+ E4 Q( ?( R3 q' O' g8 gQualifications: 1. BS (MS preferred) in microelectronics, electrical engineering or equivalent with 3+ years of DFT design experience, preferably with large SoC chips. 2. Handy experience on scan, mbist, boundary scan, ATPG and analog DFT, with Mentor/Synopsys/Syntest tools and RTL/gate simulation. 3. RTL design and STA experience is a strong plus. 4. ATE tester experience is a plus. 5. Must be able to communicate in both written and spoken English 6. Good team work spirit and communication skill.

ranica

招聘公司：A famous IC company
招聘岗位：Senior Digital IC Design Engineer (DFT)
工作地点：Shanghai
, F% ^( J; K6 O* U. T% J
: L# D3 U. j4 n& {! S7 G岗位描述：
Job Description: • Participate in SoC level DFT architecture definition • Implement DFT design for the SoC chips, cooperating with design team • Develop the high coverage and cost effective test patterns. • Generate and verify DFT patterns. • Evaluate and establish advanced DFT tools and flow. • Support other teams for DFT related problems
* `% e3 W4 U* _4 [: {9 }4 [
/ Z7 N/ H, W( f+ L$ z' e9 h职位要求：
8 P' k- ^0 N% X5 `9 yRequirements • B.Sc. degree or above in Semiconductor, Electronics Engineering areas • 2 year or above DFT or related design experience in industry • Good knowledge of IC design flow, including coding, simulation, verification, synthesis and STA. • Be skilled in the main EDA tools for design and simulation such as ncsim, RC/DC, Formality/LEC and PT. • Be familiar with Synopsys/Mentor DFT flow and tools • Proficient in Verilog/VHDL language. • Be familiar with shell/TCL/Perl grogram. • Good communication skill, will have frequent communication with foreign teams. • Good written and spoken English is mandatory

ranica

招聘公司：a top 15 semiconductor company
! W  F+ |* u8 e  L( t招聘岗位：Experienced Digital Designer
3 J, n. Z- e0 Z& a9 n, j工作地点：Beijing

岗位描述：
Responsibility: Participate in mix-signal IC development high speed mix signal products, working with multi-site engineers on different functions such as analog design, application, product evaluation and layout. The candidate is expected to contribute to signal chain understanding/partition, design, verification, synthesis, timing and power analysis. And he/she is also required be able to understand input from application engineers to translate real word issues to design requirements. Some basic lab skill to work with product evaluation engineers and understand real silicon issue is also desired.
& V9 I, e8 h1 b: }( ~( Y
职位要求：
Requirement:  MSEE or PHD in EE related majors  4-10 years working experience on RTL related design, verification and physical implementation for FPGA or ASIC.  Be able to working with team mates to handel digital design from product concept to GDSII on each key task node, and have expereince on real silicon debug and probe.  The candidate should have basic idea on sampling theory and digital signal processing. Basic analog understanding with real mixed signal ASIC experience is preferred. High speed design experience is a good plus but not a must.  Self motivation, result oriented, good team work and communication skills.  Good spoken and written English  Supervision skill and project leader expereince is also required.

ranica

A famous IC company
# ]4 M( j. x9 V2 D招聘岗位：Senior/Staff SoC Verification Engineer
4 T7 p, w! \$ n) ?工作地点：Beijing

岗位描述：

Responsibilities: Work with SoC architect (team) in design exploration and test cases definition. Build and maintain SoC chip level verification environment/testbench based on multiple IP level testbenches. Develop SoC level test cases based on architecture and functional specs and work closely with IP providers. Be responsible for a complete simulation coverage and verification closure at SoC level. Make the verification plan and commit to the time and quality objectives. Conduct RTL simulation and sign-off functional and timing simulation on back-annotated netlist. Work closely with the SoC architecture, IP design/verification, and validation teams in solving design and implementation problems. Strictly follow defined verification flow and rules. Report to IC dept. manager and project manager.

ranica

职位要求：
Requirements: Master or higher degree in Electrical Engineering or Computer Engineering. At least 5 years experience in IP/SoC function verification. Experience in portable device or wireless communication device IC design or verification is a plus. Solid verification skills and an expert in HDL language and using logic simulator e.g NCSIM. Hands on experience in verification language such as SystemVerilog or Specman E. Well understand OVM/UVM methodology. Experience in setting up SoC level verification environment is a must for senior position. Added value for those understanding SystemC. Hands on in UNIX environment and scripting language such as Perl and Tcl. Experience in verifying IPs of wireless communication or digital signal processing algorithm is a plus. Knowledge in IC/SoC architecture and design flow. Experience in FPGA prototyping or chip validation is a plus. Good English written skill. Good oral skill is a must for senior position. Ability in quick learning new knowledge and master new skills. Strong debugging and problem solving skills. Ability to handle multi-task at a time and work under tight schedule. Team player, willing to communication, proactive and self-motivated.

ranica

招聘公司：A fabless IC design company
8 g6 V, y8 T: _5 v: e招聘岗位：系统工程师(TCON)
工作地点：Beijing
' v/ _' {" c  h6 Z  F2 J: x. \
3 \. [$ {& f+ h  X岗位描述：
) ~; N. O) }# v% K! R& U) ?主要职责： 全面验证IC功能/指标，为客户提供系统应用的参考方案和相关文档，解决客户在实际应用中的技术问题，配合销售部完成销售目标。
; x5 ]- C5 @* `4 f1 E0 c" K
  D4 p+ r8 @2 J1 V9 I0 C6 Z职位要求：
; `9 m! {8 C3 j: T+ C' `# T1 \职位需求： 1. 计算机、通信、电子工程类专业，本科及以上学历。英语CET-6级以上水平，良好的英文读写能力； 2. 熟悉LCD 基本知识及相应TCON, driver芯片相关知识，了解通信系统或民用消费类产品的框架结构及应用领域 3. 具备较强的芯片级理解能力，对高速视频接口（LVDS, DVI, HDMI, DP）、数字电视相关芯片有深入的研究或应用，可以很准确的知道芯片的指标含 义和解释； 4. 能够独立调试电源、CPU、FPGA及ASIC芯片，熟练掌握 Cadence或PowerPCB/Powerlog ic等软件，熟知原理图设计，PCB 的布线规则和产品的生产流程； 5. 具备敏锐和快速的反应能力；良好的思维能力、信息收集、分析能力； 6. 良好的团队合作意识和沟通能力； 7. 适应经常出差，勤奋刻苦，爱岗敬业。