|
Analog / Mixed Signal Examples
" m, D- ]; u7 h9 l& J1 W! T. o8 @" @+ F
Behavioral Models of ADCs2 c# ^5 M! M& U4 T7 _
\ams\sampling\; sampling_101;
4 ?# U- Z5 M" H1 |( l* V Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
% |0 N$ D6 w6 }( U Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
6 \& e6 H2 K! \8 [6 y2 H Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; 4 ~ ]8 G$ y& j; V- |
: Q! w2 R$ M4 e, x- \( f( a6 j
Behavioral RF
# N# U2 a& V( r' b$ }* T Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
- i9 s; w% ~5 D2 l( d& P
, ] s. w: Q0 W% U* dPLLs
3 u6 h2 p/ {" O4 } VCO with phase noise $ cd
6 {$ ~5 h5 w* i) O1 P Pll with freq domain instruments $ cd \ams\pll; 6 n8 Z- q f; S2 G5 m
Pll fractional with analog compensation $ cd \ams\pll;
) q( g" P8 [" h; F6 w4 o# d Pll fractional with digital compensation $ cd \ams\pll;
# B. M/ ?9 p0 z! O1 e7 J Pll optimization (Nonlinear Control Design) $ cd \ams\pll; 3 B/ `; j0 |' \7 s0 I8 e
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; 4 z, ?+ f9 x% ]% B4 w# a- E9 _3 J3 j; V
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|