|
Analog / Mixed Signal Examples
/ m, O* ?' @% d L( a( q
& r* d4 K Q8 B/ Q4 q X8 f6 C xBehavioral Models of ADCs: \, H9 R( v, {
\ams\sampling\; sampling_101;
; j$ d: K. m: z% S( V Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
2 {. Y1 L* k" B Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
. L& g8 x! B: r4 w Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4;
# M8 ? l( k6 E! J
0 @" e, m. C' @1 sBehavioral RF
$ e1 f9 P* Q0 q4 j Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;3 D% c4 O" ~' B7 a. q
- c* N% N: X0 n: j2 B1 O \2 qPLLs
: a/ r( S C1 G: N" X7 a VCO with phase noise $ cd ; k7 ]* i7 T" h. ]- r
Pll with freq domain instruments $ cd \ams\pll; 8 h7 ^$ w. u! O( o. g8 [
Pll fractional with analog compensation $ cd \ams\pll;
$ B; j8 \" i6 k& l% b: o& K. Y5 J Pll fractional with digital compensation $ cd \ams\pll; : `- h! R- S R9 [8 q
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; . w, u% o! I5 X
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; + M1 G* ?. [, L/ \
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|