|
Analog / Mixed Signal Examples
3 ?7 Y0 T& s, D/ Q( B
) m; T7 @4 }! i0 o& M* V6 EBehavioral Models of ADCs
2 Z( }# u% A0 a\ams\sampling\; sampling_101;- U1 A+ y; d; A- s" w& U
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2; 7 s6 H/ G% O. O a8 ~/ I4 P" f
Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
+ I4 A5 j; @- V' ]+ s% f- Z# ^ Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; # y9 c- _, {, v* ^
5 N! [6 L4 y' Y! u2 t9 F2 D( R
Behavioral RF4 W& j% \. p3 C+ A
Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;: L4 o8 P$ X* D" Z! F9 Q- ~8 \$ ^! ]
( ?* v- H2 w7 o I$ M% KPLLs
5 ]2 H7 g& a8 w: K* O VCO with phase noise $ cd 8 s2 t3 |, e. T# ~: g4 g
Pll with freq domain instruments $ cd \ams\pll;
% {( @4 W: t( Y0 v5 H. O. t" } Pll fractional with analog compensation $ cd \ams\pll; 6 O* e9 O+ R7 v# _. ^" E
Pll fractional with digital compensation $ cd \ams\pll; : r! r* |2 e1 L5 l7 p! |0 f
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; ' |0 Z$ o% e$ ^' G$ }+ T( O4 w
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; 4 R& ~# W+ @- |
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|