Design of High-Voltage-Tolerant ESD

semico_ljj

Design of High-Voltage-Tolerant ESD Protection
Circuit in Low-Voltage CMOS Processes
$ V7 d; V4 E. s" w
7 T2 K; m) E- p! HIEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009
; V( i7 m" a2 m, B$ M. H9 u
( }, B  ^% ]! r+ L5 T

遊客，如果您要查看本帖隱藏內容請回復

ritafung

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009

( J) P% g/ g- E5 s+ S6 D2 z這個是2009年嘛... 那麼快便有下載?
謝謝分享!

CHIP321

High-low Voltage-Tolerant IO,这种接口中文是怎么翻译的？多篇论文里提及，能否有大大帮忙解释下？
万分感谢。