Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 7058|回復: 6
打印 上一主題 下一主題

[問題求助] 使用暫態分析模擬出phasenoise @ MMSIM701

[複製鏈接]
跳轉到指定樓層
1#
發表於 2009-8-27 02:01:53 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
原文連結2 c6 w, o4 |" r/ i
+ i( G5 Z+ w( K3 n2 E8 Y
以下原文內容:" g: b) x6 F5 e$ ]$ r: `6 l

4 {+ n$ L" F2 @6 ?( U2 M( h; JCalculating Large Signal Phase Noise Using Transient Noise Analysis
2 [2 V" ]5 w, G8 BBy Alan Whittaker on March 26, 2009- {6 e; j7 ^, r& l' h
5 Z) {1 K7 b8 s9 k) B
My name is Alan Whittaker and I'm in Cadence's Custom IC Proliferation Group.  
" I6 k! ~- [- P4 oWe support Cadence's Technical Field Organization (the AEs) and Cadence customers
! @4 ~* E5 k& \9 m8 f. z$ ^% R+ Xduring the introduction and adoption of new and advanced EDA technologies.  I'll
5 C" }+ S: G$ g9 ~8 ?" lbe posting here from time to time on methodologies and tool features that
" U  i2 Z1 e4 c5 O. @) Z- R+ `4 hresolve issues that users have run into during the front-end analog, RF and ) X: j! u9 A. ^+ a- A* K
mixed-signal design process.
5 A" o: q% x- z6 ]4 N5 ?& A" j% H0 W8 C, ?+ y0 i  T4 ?
I'm first going to address how you can perform a large-signal phase noise 7 i; n( X$ W$ {- a
analysis on a design block such as a VCO using our transient noise analysis
4 z; w9 @- |9 p$ Z8 Rcapability in our Spectre circuit simulator.  This approach is in addition to 6 O; A" q7 o8 C+ Y* ~3 G$ Y) ~! c
our small signal phase noise analysis which is available using either pnoise , L* v0 \) K' Q0 Q: b
or hbnoise analysis in the SpectreRF option to Spectre.
& P: Q7 ?2 V' B6 F( ~' w" Q* e. d
, m/ x- B0 E# z: S- ^7 LHere are the steps to obtain a phase noise plot from transient noise analysis:8 \0 c2 @! n% t. G+ s  k
% l5 [% D- T% k) m
1.  Set up your oscillator testbench circuit for a transient noise analysis
7 T: |4 P+ ~* J+ a(See sourcelink for the Transient Noise appNote - it doesn't discuss the phase - ~7 j0 l4 L" }0 \2 |1 B2 o4 n* L
noise measurement, but describes how to properly set up the simulation analysis; W! O6 H$ [7 U& ?# e# C* C" P

' w; ?5 F. ?4 `% i" `0 }8 |2.  Add the block freq_meter from the pllMMLib library 6 [8 A0 Z$ g5 E0 I- S
($CDSHOME/tools//dfII/samples/artist/pllMMLib)
8 @  N9 }/ s9 ^to the testbench circuit. Important: The instance name for this block must be ) y" U2 k& C6 N" P1 |
'vco_freq'.% L' f7 {7 _+ C, Q

/ r9 y3 `$ H9 g4 ]If the oscillator output is differential, connect it to the vin_p and vin_n
9 X% y( @( b2 L. Z+ w( Qpins on the freq_meter block. If the oscillator output is single ended, connect 4 j( e" v$ Z5 D% X( q) ]* R' v9 c
it to the vin_p pin and connect the vin_n pin to ground. Connect a noConn cell
1 w) J: T& h0 c; o1 c! P( `, Cfrom the basic library to the out_freq pin.
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2009-8-27 02:07:34 | 只看該作者
The parameters for this block are (set Tools Filter to veriloga in the CDF 7 D' W+ M3 G7 a5 s
parameter form:
% j9 P% `4 g* R6 \" P( R    *% r% U& }( W& r4 r; o- T8 F
      Vthup: Threshold voltage to determine the rise edge of the input waveform. ; l) h. l# p/ N. D+ F0 V% Z
The input waveform period is determined by two adjacent rise edges. Default is 0.
% w' \5 T3 F! P. o" Y    *. U, j4 V0 D2 Y7 q- G2 M
      ttol: The tolerance of the time where the rise edge is determined. Default 6 z8 Y  A  G! [" N# t9 `% Q  n
is 1p.$ n: C( L9 A2 ~  f: W
    *2 v# b! m" Z$ B: H; v& V
      outStart: The time-dependent period of the input waveform is output to the ) z% C' T# d9 b3 r! X  W7 ]
file when the time is greater than outStart. Default is 0. To get accurate phase $ E& g) ]- W. c* a) S: @
noise measurements, set this to past the time when the oscillator is fully 8 s4 g, r: ~7 J
powered up and oscillating at the design frequency.
9 B, j' s: ~, @    *
7 ^  m0 U9 r5 n( t2 A      outfile: The name of a file to contain time-dependent periods for use in . F5 X# L: E* Q7 ~' [" h- K4 N: n
later psd calculations. Specify just the file name, not a path. If outfile is
+ C# n- k" h- Q3 j' ?+ z0 Yleft blank, the default name is periods.txt.
3#
 樓主| 發表於 2009-8-27 02:11:04 | 只看該作者
3.  Before starting the simulation, in the ADE window, Select Tools->RF->LL. In the PLL Macro Model Wizard window, enable PLL Macro Model and select PLL Bench as the Bench Type. Then OK this form.
# n, A0 f1 F8 i7 ^, D, Y7 h) c9 @7 z$ [6 J1 l# p8 c4 B: x
4.  Run the simulation. The simulation must run successfully to completion in order to get to the phase noise results.: L4 D# z: p$ n9 D; ?1 T6 `( m8 ]
$ T, B# U* `6 U
5.  In the Direct Plot form for transient noise there should be a PLL PSD Noise option. This will allow you to plot the phase noise results. If a message appears saying that the PLL Noise PSD data is not available, check steps 3) and 4). If you make any corrections, you will need to re-run the simulation.
* w! u. i) q3 m2 ]6 V% ^4 q' p% b8 Q' ?6 r' S, m2 ^
The phase noise plot will extend from fmin = 4/tstop to fmax = fosc/2, where tstop is the transient noise simulation stop time and fosc is the oscillation frequency of the circuit.
, Z1 K5 f9 `! J3 n( e$ \! {: W- m7 e6 {3 ]* r0 I/ L
Important note: You will need to use MMSIM701 and IC5141USR5 or IC613 (or latersubversions) to obtain a phase noise plot from transient noise analysis.
* e5 O$ R' W- P
6 t- ~0 }1 e2 |. o& d/ c我用的是mmsim620,也不能模。有人可以模擬出來的回個文,show個圖給大家看吧
4#
發表於 2009-9-24 17:41:38 | 只看該作者
show you my simulation result
) w7 z  L- w- k!!!5 u# E. J- v' a
!!!!!!!!!!!
' }4 ~0 x7 D6 V! ]5 p9 `!!!!!!

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
5#
 樓主| 發表於 2009-9-25 16:46:23 | 只看該作者
謝謝你的回覆,我最近拿到新的軟體也開始在測試mmsim7了4 A2 L4 S8 R; X: C7 ?& r
我發現turbo與multi thread的設定不同會對結果造成很大的不同。0 V5 D& l' H" X. b) g+ D' t" I
還有這個phase noise的訊號的範圍跟transient noise的設定與transient 的設定都有很緊密的關係。
( N% q( m+ x/ h5 l6 K( _+ c不知道該怎麼作設定才是比較準確的
6#
發表於 2011-5-6 00:39:50 | 只看該作者
請問有更詳盡的使用方法嗎
7#
發表於 2011-5-26 15:02:19 | 只看該作者
也去试试这个流程。关于pll相噪仿真还有其他方法吗?
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-11-1 01:22 PM , Processed in 0.175010 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表