|
回復 4# 的帖子
1. Using technology file to create a library
2 V( u' w1 g6 A2. Do stream in with cell type definition file. Specify some special layers' number. IE : Boundary Layer is 63.
2 I/ H( a0 m0 J3. Open new created library, and create some metal blockage if need.
) v z3 E7 {; s: s& [$ A9 ]2 x4. Do smash if need., a$ ^( \; l/ V$ [9 U2 j0 H/ v, t0 R
5. remove some unnecessary extension txst. IE VDD ---> VDD, U4 K3 `+ z4 t; {) n
6. Define power,ground as well as in/out port
6 H V' B+ y" R; q+ z7.Extract Blockage,Pin and Via by using command auExtractBlockagePinVia.
2 Q" D7 u6 o- o. s* A% _1 x4 _) `/ B/ O# m
The processes listed above is my method to do data preparation. Maybe someone know other best way for this issue. Please share it with us.% I4 }5 T6 ^' j
-->我要怎麼做才可以把 ANALOG中 重複性較高的部份交給 APR去做?
& {* M$ j1 [; W& A! |# _, `3 @I don't understand your question. Do you want APR toll to place and route your analog block? It is a bad idea if your answer is yes. |
|