Design of High-Voltage-Tolerant ESD

semico_ljj

Design of High-Voltage-Tolerant ESD Protection
. W0 H, U  i! r! j; mCircuit in Low-Voltage CMOS Processes

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009
5 w+ f! {/ D4 S$ `0 H) A

遊客，如果您要查看本帖隱藏內容請回復

ritafung

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009

/ F1 v! K, [& }2 ^* m2 T& n這個是2009年嘛... 那麼快便有下載?
. @/ L0 [* l+ \/ ]. t2 `; K謝謝分享!

CHIP321

High-low Voltage-Tolerant IO,这种接口中文是怎么翻译的？多篇论文里提及，能否有大大帮忙解释下？
( P6 Q' W1 j3 `: C万分感谢。