|
請問一下VCCINT & VCCIO還有其對應的GND 這些腳位是做甚麼用的啊??9 h F# q4 P% k# U& d
; k- O1 [0 z, u2 ` I( o. l
我已經看我DATASHEET上對這方面的說明,但感覺還是有點不清楚
, l7 i) D3 F8 K$ Y3 x! X9 a感覺上VCCINT & VCCIO好像只需要各接一隻腳就可以了,其他相同名稱的腳位都是相通的....." `# @, y. q8 V7 ^
我的想法正確嗎??
& O1 d% g3 v3 U5 T E0 M a1 r7 I$ G- j4 j
( b, W1 H* B" |, q q5 H' L; n+ }如果布正確的話....
! d4 A# U2 H* w8 y能麻煩各位幫我做個詳細的解說嗎??
. d* q. S) w9 p1 h: G) J
- c4 h/ ~4 h0 B; D$ i9 r先說聲謝謝~
) t" x' D* ~/ P& U4 L
$ _( r" _ Z4 F% ]9 h7 c" ^1 M' o( [4 p _- A M7 v- U2 z- m) H+ P
: s( j% h( T/ B% W+ A! Z4 C6 w----------以下是DATASHEET針對VCCIO & VCCINT所做的說明------------3 N: W/ I" D$ L, U' `" e' n
$ P2 U- S# g9 k( m
MultiVolt I/O Interface
" T# e: ^ x% @0 q# H# a! M# t! ~, t
MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O& o/ e' h5 v( [+ A! L8 m2 _7 J3 E+ ?
interface feature, which allows MAX 7000 devices to interface with
( |5 _ T; x4 ~! {: z1 o& Gsystems that have differing supply voltages. The 5.0-V devices in all5 K9 {7 W& d' U) a! L
packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices
2 L) \; K$ h. A/ T7 X" ]have one set of VCC pins for internal operation and input buffers
a" p) w. Y; m9 V4 H/ w, _9 H i(VCCINT), and another set for I/O output drivers (VCCIO).
3 Y7 ^+ t6 |" {) I) y; \The VCCINT pins must always be connected to a 5.0-V power supply.3 V1 {7 O( \' n, f& @' l
With a 5.0-V VCCINT level, input voltage thresholds are at TTL levels, and
) m# J- E" j3 Uare therefore compatible with both 3.3-V and 5.0-V inputs.3 R5 X" L& S6 O3 S& C; }- l( C
The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power
; G1 L& E$ V3 L/ csupply, depending on the output requirements. When the VCCIO pins are0 I( L# S% }1 X' m% V3 X6 ~1 F
connected to a 5.0-V supply, the output levels are compatible with 5.0-V
# V$ B( }& R( r- m8 `) g4 H9 Tsystems. When VCCIO is connected to a 3.3-V supply, the output high is4 e5 ]9 d$ [5 \: G- S+ w+ r
3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices
3 S+ S" ~7 h6 s; I# n0 r; Joperating with VCCIO levels lower than 4.75 V incur a nominally greater
0 M5 X6 L Q' e7 n" J& ]/ o8 Ftiming delay of tOD2 instead of tOD1.
) T2 y& I" c, Q) M8 p- g) p3 M5 c b5 _6 c
[ 本帖最後由 jimcooper 於 2008-11-9 04:21 PM 編輯 ] |
|