Bit rate and protocol independent clock and data recovery+ \1 i7 O0 t$ t7 U
2 n) M( E+ {" ~+ x$ I6 V. |" z$ q) L6 d8 h u# ]
Abstract $ f! _# ^" l! t; N# `+ W# [ + K5 n: i; Z6 }3 y. Z. EA design for a bit rate and protocol independent clock and data recovery circuit (CDRC) for use ) R! }8 M4 ?, R: a: P" R; P 9 Y; A! a) o$ U* r) ]; {) t3 oin optoelectronic regenerators is presented. A conventional phase-locked loop (PLL) has been & ]1 @$ } |4 ~
3 u; E1 v' Z5 w X) N# H( p
extended to a combined phase/frequency-locked loop by adding two additional frequency detectors (FDs). ; ?3 B2 B) I: F. P! N1 g- \* R$ D! ?$ ^
This architecture guarantees reliable clock synchronisation of the input data with different line 9 x g! [- X P0 y; p& n
8 v9 @/ d# S+ T
codes over a frequency range spanning multiple octaves 0 [$ E1 Z1 W! [! N% b9 O# s' a# B7 X5 D+ M- {3 h& W7 a. {
1 l U( C4 A, z
建議shangyi分享IEEE下載的論文7 ^9 u+ H& `' W( M# k. T
最好想辦法把每頁最下方的東西弄掉# M% l% t& r7 L1 j& g1 P$ D5 D
"Authorized licensed use limited to: Chung Yuan Christian University. Downloaded on June 18, 2009 at 21:58 from IEEE Xplore. Restrictions apply."$ e$ F: a& \% l2 N3 C! G, v