Design of High-Voltage-Tolerant ESD

semico_ljj

Design of High-Voltage-Tolerant ESD Protection
  w6 Z, R$ k3 J& y, Y6 h. i& mCircuit in Low-Voltage CMOS Processes
8 Z5 W# c3 p+ K
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009
5 y# D0 t" ^3 D) I

遊客，如果您要查看本帖隱藏內容請回復

ritafung

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 9, NO. 1, MARCH 2009

這個是2009年嘛... 那麼快便有下載?
1 `6 v1 z  w, o; e4 v* \9 k( J謝謝分享!

CHIP321

High-low Voltage-Tolerant IO,这种接口中文是怎么翻译的？多篇论文里提及，能否有大大帮忙解释下？
万分感谢。