|
Cadence SoC Encounter 8.1 Update Seminar
6 T: Y; \0 x8 g! g+ d( t, [# [ C3 e5 j7 Z- d @ j
3 t0 P' B g: ] g: n
/ z4 z/ e% _/ Y9 ]
想了解Encounter最新8.1 版本強大的新功能嗎? 想知道Encounter 8.1如何協助眾多設計成功案例嗎? 我們將展現Encounter如何讓您的晶片設計smaller, cooler & faster,也提供您處理大尺寸晶片設計的解決方案,趕快參加Cadence益華電腦免費的Encounter 8.1 Update 研討會吧。- u4 j; R3 z5 v" C1 [2 [
- r+ d; L6 n. D; Z' |0 L
時間:" ^1 w/ Y. J% V' V2 {- r# m
7 k/ y% |- m, D7 \: O- |& {8 ^# O5 V
Nov. 14, 星期五: 09:00am – 13:30pm
& D8 ~+ _4 h; _' z& E4 I& b9 g# R. i; A/ Q5 l P; ^
. N/ v6 I" E- g7 G' E9 y9 F
+ q) e% \4 u8 o: Z9 Z& u' x4 q地點:7 Q2 y! Y. N7 V+ {: a
; t# i7 b) i5 t" E4 U8 {6 a新竹國賓大飯店13F 會議室A&B (新竹市中華路二段188號)3 N' P4 y. |6 }, `+ W/ l3 t
8 T1 b/ I, I$ P- ]; w
. b. g8 h/ _9 [ }* ~+ h: m) d$ }
名額有限,請即刻報名!(http://www.cadence.com/tw/events ... ion.aspx?eventid=16)
6 Q* K! b5 a0 w
. ^8 c5 C- }' m( u , u* E1 i+ ]7 e4 H' t- T
W @! }3 l) Y, a: k4 _
7 d& G# @' M3 B7 e! P! q6 d& V + W/ o W b! I' E5 f" a$ L4 b
' o3 X! b( Z$ @8 X' R* t' ^
+ d: O h; a* T
5 m9 V1 F+ e" t' R" p( n& i09:00~09:30 / Registration
M! l8 W' U( j2 a" }$ ]" z1 H/ F8 r$ M
09:30~09:40 / Automatic floorplan for design exploration to get the best result
a/ a8 l/ q/ W d' s; t6 Q: z4 v0 r, A* J! P% u8 Q1 l
09:40~09:50 / Balanced clock tree to reduce process variation effects , w5 @9 M8 d) ]5 b0 J" u
' m1 F- t+ h- q& w, Y/ j' K09:50~10:00 / 32nm support for the very advanced technology 0 y/ P" [+ O5 G7 _# S/ Q
4 j8 B/ X9 s6 I
10:00~10:10 / Post route optimization and SI closure productivity / a' D8 U# _; a2 j. |: l1 c, n9 i
7 z; y& b- Y' I* p
10:10~10:20 / 100% MMMC support in the entire implementation flow
8 U/ w6 w" J7 T5 J- n7 O
8 F) G; a6 O" r, g/ w' P6 s6 w10:20~10:30 / Dynamic power optimization and low power CTS for power reduction+ s8 x9 O! S& d2 b
" }& J1 g1 m9 w: s' X+ {
9 X+ n0 h! M$ H3 o8 V) p/ w
% X" t! p6 c6 h2 W/ Q0 X) f& L 10:30~10:50 / Break
; p- d1 _& x! n9 K# Z3 V. j3 U! _: j* q F5 k2 s
9 M- H6 l1 x5 J& i- I
& _ y! K) e- Z2 f9 a* C
10:50~11:00 / Encounter Power System for new generation power integrity analysis - j* x: u q. |% t1 }
' v9 a7 ]! g$ N5 W4 {3 V
11:00~11:10 / 3 very advanced statistic applications for better performance + g; k7 ~, K1 a o$ N
6 ?- v& x( s1 l; ^1 S8 f3 _1 k2 \11:10~11:20 / Active Logic Reduction Technology (ART) to handle big chips
3 l: r$ T* ^0 K8 r. m+ n* j: A3 |. [* I
2 N+ z/ Q/ F9 d7 p8 X0 j. J) Q) X
, I2 y W, b2 H5 p' U
11:20~11:30 / Constant run time and memory usage improvements/ i8 b. r; R% x" U
6 o k* R" r6 z11:30~11:40 / End-to-end parallel computing support" n+ H2 R( r/ r0 |4 Q
# x( W; Y+ ^. X) g, c0 p
11:40~11:50 / Encounter Foundation Flow for ease of use and productivity gain. S7 N/ v8 q8 ^, n% h
: `% R7 V2 H+ y
11:50~12:00 / Ending
- V# F- F* C+ j- @/ u4 x! i! S7 L7 E. M4 o
12:00~13:30 / Lunch |
|