|
Dear all~~
. t7 ?# M8 p7 h. Z5 o" U能不能請教一下,因為我再SDC FILE用了set_multicycle_path 指令,所以Astro 在load SDC File 時,就會發生錯誤(No pins matched),難道ASTRO 不能用這個指令嗎??6 o$ J V! {' G4 `& d; S' ^
# Q& _- s0 c4 s1 V( m8 G; Q" a
LOAD SDC FILE時$ C% x1 R) W. ?/ ], Y- m6 t( a
Astro 訊息# [* d; ^2 _. N, {' V
---------------------------------------------------------------------------& |& O2 B" S- o1 q O3 J" E( Y: B
Info: starting Tcl processing
" N/ F1 i! c( n; Z. n6 GInfo: building design object name tables 8 D& F8 n+ b$ i% t
Warning: No pins matched 'TOP/test/mul/A[26]' (SEL-004)
+ J) k6 H: W7 M' m4 `5 U& v, mWarning: No pins matched 'TOP/test/mul/A[25]' (SEL-004)
; v) i o1 h4 [8 w4 s, \2 F$ v- X/ n: _7 Y$ ]( ?! I7 K
----------------------------------------------------------------------------
3 g+ o7 U0 j# qSDC FILE
. F& F3 A3 _: y% Q$ y( s" e, z# h
% |7 \5 v: z: q: Aset_multicycle_path 9 -through [list [get_pins \
6 Y# f! @! g: X: O{TOP/test/mul/A[26]}] [get_pins \& j% r$ e( a1 A9 s- s. v6 d
{TOP/test/mul/A[25]}] [get_pins \0 j5 {6 M4 _& ^4 B- f8 o
# F, w+ s: ^* F q* u# [! N' a; S+ g- ]7 {
-----------------------------------------------------------------------------
! P8 ], `0 h& O5 e. T- J! V" w! cVerilog File
9 h7 s4 H, C* C6 C- |$ d
8 y9 ^0 n! s& x- Q9 `' V uniquify_mul_0 mul ( .A(icwAeYfSum[26:0]), .B(% r6 T' O; j! i$ N) k# f% @
icwAeYfNum[18:0]), .C(ae_avg) ); |
|