LVS問題 望大大指點

xjyy

使用LEdit90的LVS時，顯示This file is Binary.LVS can not perform iteration.無法進行對比，這是怎麼回事呀

m851055

是比對檔案中路徑的問題，若有需要詳細說明把netlist PO上來................

xjyy

原理圖
$ x5 F* U. g9 e* SPICE netlist written by S-Edit Win32 7.03
* Written on May 27, 2009 at 16:57:24
* Waveform probing commands
.probe
! t1 i- k- F9 M1 T: `.options probefilename="G:\tanner\Nand2_1.dat"
, U$ ^( s8 ], n& o3 e9 x+ probesdbfile="G:\與非門2.sdb"
+ probetopmodule="Nand2"
8 e6 V; A% F5 d0 c& ?, g. `* Main circuit: Nand2
' ?3 K) j( Q% I4 qM1 OUT A N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
" E$ P+ O$ Y; I1 x- ^! y9 kM2 Gnd B N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
! b( |. I2 j( A2 C7 L. Z. O0 {M3 OUT A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
2 b& S- J5 [6 _3 K7 h4 {& wM4 OUT B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
5 D2 h+ C& X9 ~; @. N. ~* End of main circuit: Nand2

xjyy

版圖
* Circuit Extracted by Tanner Research's L-Edit Version 9.00 / Extract Version 9.00 ;
* TDB File:  G:\tanner\Nand2.tdb
* Cell:  Nand2        Version 1.07
! `9 X: W. K4 q/ b) w  p$ v4 f, @) g* Extract Definition File:  G:\lights.ext
$ ^' n9 ]4 L! R$ C* Extract Date and Time:  05/25/2009 - 15:05
* Warning:  Layers with Unassigned AREA Capacitance.
% k! M( D0 A2 i! Q- A*   <N Well Resistor ID>
*   <Poly Resistor ID>
8 c. s$ V; C- Q( e5 O*   <Poly2 Resistor ID>
2 i9 c0 }3 N) D# H*   <N Diff Resistor ID>
7 p, a" a) o5 E6 ~*   <P Diff Resistor ID>
*   <P Base Resistor ID>
* Warning:  Layers with Unassigned FRINGE Capacitance.
*   <N Well Resistor ID>
" p0 a: U. o3 o- K6 e. Q*   <Poly Resistor ID>
* M# ^* T2 K8 n1 w; v*   <Poly2 Resistor ID>
% u! I# [: ~  c/ B! h  E! l*   <N Diff Resistor ID>
*   <P Diff Resistor ID>
*   <P Base Resistor ID>
*   <Pad Comment>
*   <Poly1-Poly2 Capacitor ID>
  `7 {* }7 Z- R, L! K* Warning:  Layers with Zero Resistance.
*   <NMOS Capacitor ID>
5 _) ]9 U* ^8 G! E*   <PMOS Capacitor ID>
*   <Pad Comment>
, p4 h% e) X; e( n. f& `  N*   <Poly1-Poly2 Capacitor ID>

+ a  J: t, \2 h, y" @* NODE NAME ALIASES
( ~/ K8 _9 [. `" T6 y+ K! `*       1 = B (12,-14)
: {2 {/ P! ^9 ]' [& O*       2 = A (-16,-18)
6 q) e# L+ _- b, }*       3 = OUT (-2,-21)
% R9 T5 w! K  c9 b*       4 = GND (-30,-35)
4 w+ c& K3 i5 u* m' ?* S*       5 = Vdd (-32,14)
M1 Vdd B OUT Vdd PMOS L=2u W=6u
7 @: Z8 k# R# G* M1 DRAIN GATE SOURCE BULK (3 -3 5 3)
M2 OUT A Vdd Vdd PMOS L=2u W=6u
* M2 DRAIN GATE SOURCE BULK (-5 -3 -3 3)
M3 OUT B 6 GND NMOS L=2u W=6u
* M3 DRAIN GATE SOURCE BULK (3 -31 5 -25)
' [3 v0 f9 A8 l6 {0 `6 a  qM4 6 A GND GND NMOS L=2u W=6u
% L* s0 J  ]4 X  M! f$ P* M4 DRAIN GATE SOURCE BULK (-5 -31 -3 -25)
/ `- ?1 |! V* Q4 o* Total Nodes: 6
& `# m5 w+ D# ~. t8 r: C  b  t2 }& E* Total Elements: 4
* Total Number of Shorted Elements not written to the SPICE file: 0
+ ~4 N7 b4 W5 `& _* Extract Elapsed Time: 0 seconds
.END

m851055

與非門2 files name改為英文名稱.......................

xjyy

我宅了一周 沒想到栽在路徑上  萬分感謝 ！！！！！！！！！！