|
Bit rate and protocol independent clock and data recovery6 t* T) f* O& r% B/ ^
+ W8 p' C( R+ ~$ k; p, D, c% u3 t ?/ S" l- h7 I5 v6 i
Abstract( D) e+ d* x2 y/ Y4 l
8 I% T d% Z# A" ?- i( Q# {
A design for a bit rate and protocol independent clock and data recovery circuit (CDRC) for use
- I. V* @8 _ V/ j3 H2 A+ x' \% G- e# C% W
in optoelectronic regenerators is presented. A conventional phase-locked loop (PLL) has been
/ v5 ~8 q$ T/ r' ^0 F/ E# z# n1 [( E* c0 t0 {2 ^3 D5 ]) n
extended to a combined phase/frequency-locked loop by adding two additional frequency detectors (FDs). X) l: |: J9 U9 d
8 H R9 h1 T3 ]/ |1 rThis architecture guarantees reliable clock synchronisation of the input data with different line
8 p0 U0 `' u9 ?9 c" ?
j/ z. `- z4 k1 _+ K; o% ~" Fcodes over a frequency range spanning multiple octaves( f# U+ c% I' o# ?
7 z8 ]8 f+ `, l3 t) h0 |) ?
2 A2 _+ t' P7 V w3 e' v |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
評分
-
查看全部評分
|