|
就是我在跑Modelsim的時候% ?6 [8 L6 l* w- A( Q+ Z% U+ L
7 \0 e9 k8 K1 |0 s% T: |: n
會出現以下訊息
9 e- K; `# e( n. L
* A. J. G- e7 {/ u/ Y/ E' Y- q# -- Compiling module LD_feedback_06011 H+ R/ a8 E- O& f Y1 l# m5 N
# ** Error: ld_feedback_0601.v(29): 'bias_set_t' already declared in this
: K% @; j1 c9 Z e2 Dscope (LD_feedback_0601).
$ c6 y! R9 A: v8 F4 ]# ** Error: ld_feedback_0601.v(1): Identifier must be declared with a port
/ Q' e# E; ], ]* E9 d2 L3 }/ Lmode: bias_set_t.
; n0 Y5 C# a7 F H# ** Error: C:/ispTOOLS7_0/modelsim/win32loem/vlog failed.* Q( i5 |! g1 Q+ B4 Z# k9 H' `
6 H$ D" s) V& b! c6 O4 m5 r他指的是我bias_set_t宣告上有問題
$ c8 @2 r$ j: Q, {2 i
2 X+ T3 q7 _% T/ \" S7 s可是我以前這樣宣告都正常阿 ~"~
$ R2 E: h, m/ `+ v% l" j" Q C- ]0 B$ j+ N6 g" ^
3 \( Q+ e7 u, i4 H
感謝解惑~& W8 B! ~5 g( R Y0 X( V2 x
& U- z- ?$ g T2 Z7 i
...........orz
}9 }/ Z% t3 t. t! K0 a5 M! z/ _: t" w" {
=============<程式碼~~~黃色部分~~~!!!>==================- N" \1 x0 ` f! b
module LD_feedback_0601(clk,rst,E1,E2,p,q,p1,q1,bias_set_t,show_a_t);
7 Z# B1 p$ _& q+ S$ _) X, d& {+ a6 K* i$ j
- V! f- p3 {4 v) M+ D$ h4 @+ {0 ]: ^; \
input clk,rst;+ x9 i3 N3 m% ^
% h/ }" h. _2 T) g5 ginput[7:0] E1 ;
: f$ h& j0 Z7 K5 O8 \2 o) ginput[7:0] E2 ;( v$ m% v! g5 f% n* E
input[7:0] p ;" b$ o" r% D/ q1 c6 h- P2 O- S
input[7:0] q ;* [3 E8 z7 |8 V& H; B! ~& Y6 s. e
input[7:0] p1 ;7 b4 J% l' r% E+ `& k$ S
input[7:0] q1 ;
$ `( e( i6 a3 ^7 u, m d3 ]+ D9 K# {' ?$ y' Y1 A/ k
' i' d$ L1 P9 U; [' j$ r. qwire[15:0] k1;* t4 T# w- t; m% ~0 W
wire[15:0] k2;+ w7 v$ w/ ^# d4 D* O! H
wire[15:0] k3;7 Q- ?/ i) ~+ a
wire[15:0] k4;+ R" T+ O, M9 F: L
. @9 e s: s7 E7 m
/ K/ \$ P0 L# W, F. B5 H& u0 c
assign k1 = E1 *(q - q1);8 F+ O( d# U6 b9 J% ?
assign k2 = E2 *(p - p1);7 u; A4 C" ^0 o# A: s1 l
assign k3 = E2 * p1;
! ?# n2 K( x% w7 cassign k4 = E1 * q1;
7 G9 O* T1 `8 c! ?9 W9 H
: r. U. z. @( n5 g* h. d3 k//////////////////////////////////
9 p( ]& B( a5 C9 p' Wreg[7:0] bias_set = 8'd8;
' C0 U0 D$ z5 l' |3 ewire[7:0] bias_set_t;
; n0 W) |+ {- [2 e( q+ D' x; Joutput[7:0] bias_set_t;# {! |# B* {5 p. H1 B( s6 L# F6 j
0 h0 h% w$ K: B7 [2 \assign bias_set_t = bias_set;+ j2 M" J5 ]$ X2 R# F
3 Z. G9 k$ {1 o4 q) s6 a' Z/ }$ c' j! f% c" i0 k+ `, U
reg[3:0] show_a;' X6 i7 o( S% |/ @% f7 D
output[3:0] show_a_t;
# o4 w. g: O+ Qwire[3:0] show_a_t;
5 i% k* y- R m7 T/ T f# m6 d
" ?7 n+ I; a% Z# {" {& H2 \assign show_a_t = show_a;" C1 i6 b0 l& D0 O) R
//////////////////////////////////9 c7 k* m% l% `4 T4 m5 a. E
4 D; V# E( c) [; `, t
always@(k1 or k2 or k3 or k4)
; n+ W0 @; u: ?( ?
' z" @- E; X3 r4 Gbegin! f* H+ D# k* Z6 x6 I) h, ^& E7 k
if(!rst)
/ A0 H! }) R: u0 A7 H& r begin3 k) Y4 K0 S) X ~* K
show_a = 0; x6 I9 ^8 u2 B- j2 w. o% d8 @
bias_set = bias_set;
" B2 J2 J; N U8 i3 q end
9 w0 |. A6 v0 F2 u& z7 x else if(k1 == k2)
5 m0 w3 N, I$ }( m; h; r# P8 Q begin, m8 }" e7 q4 f$ q2 ~: V7 ^) O. [
if(k3 == k4)& p# K3 @: @7 v9 W) j0 X7 `; P
show_a = 3;9 b8 d( I8 L8 L4 a- D
else if(k3 > k4 || k3 < k4)
6 h! Q/ e) G" V8 i4 ]+ | begin5 ^! r- h5 C# \: Z0 F) D
show_a = 0;# |$ x' |' R0 c9 \ X
bias_set = bias_set - 1;
0 L+ e& T" m4 y. x, P: W) F end
0 C2 X+ h5 ~1 ^6 {2 t5 ~, ? end |
|