|
實驗平台~
) M0 n/ a+ z- a! S& ~4 Q0 T! ^+ r「Terasic」Altera DE0 多媒體開發平台,Cyclone III 3C16 FPGA0 j" F. c) W" b7 L% s/ d8 T- ]
在建構的過程中(僅放入cpu跟memory ip)3 B0 A! f8 F. B" L8 w
no reset vector has been specified for this CPU
1 D2 y0 o/ e# f3 a' Z3 cno exception vector has been specified for this CPU+ E3 m$ D8 \2 k) e
這兩個訊息,沒辦法完全消除,這兩個一定要消除嗎/ t# E I# D2 e5 O( ~( S2 r
試過& B2 Y& E6 X0 V0 A8 L. }" C/ J; _7 K
on chip memory. a% N4 \: M" v' W$ i3 C9 g
sdram
1 P* F4 f) V- C$ h用上面兩個去試過所有可能的組合(mem/mem,sd/sd,sd/mem,mem/sd)$ V* ] w, `( [* p U) ?. O
no reset vector has been specified for this CPU9 d- D! ?: t# g, h" B$ v
no exception vector has been specified for this CPU
3 W( \# b: F, t, e ^總是會有一個沒辦法去除(先選的訊息會被消除)
$ q2 Y% D, l4 H
4 s+ }/ _" c# e: G8 }8 Q有人有在玩10.1版嗎?請多多幫忙~~0 t' V' b, l' ~, W }2 ^8 _0 @7 l
# E9 S# w3 ]3 O3 E/ q( R
目前打算~改用10.0sp1跟9.1sp2試試看
% S+ k( m% a8 b5 W, R$ Y; m$ V; b* L0 R& {! I4 c/ ]5 Z
THX~ |
|