A Layered Verification Approach Applied to an AMBA-Based System

phoenixfeng

It’s common knowledge that the verification
stage for a given system is
/ a7 Y7 K- |* F5 L( f5 Y% X5 Earound 70% of the overall design
/ [5 s: X. b$ q# D8 qeffort and schedule time. Reducing
overall time spent in test creation and
design verification is a high priority.
5 H$ _8 U/ y8 Q. A8 N5 Y9 {2 mSuccess in these two areas increases
productivity and helps deliver products
: i% P6 `3 ]. V4 oto market faster. To achieve these verification
8 }  w9 q, J. m' \1 M  mgoals, engineers are constantly
! A0 P, @( y1 Olooking for new and innovative ways to
. |# B7 V% U* F" pconquer the verification challenges that
+ q( I) o! C9 Q3 gface them.
, v- a# ~- P- wThis article discusses a layered verification
3 u$ d+ N5 \2 n9 x6 f; s' |) e2 fapproach as applied to an AMBAbased
system component. The layered
approach is used to create a standardized
5 m% f+ Y0 s( X6 N% k9 `9 T# p+ overification environment that can
adapt as the design challenges
9 V0 P$ k3 P# C; a6 p* s% o  lincrease. Typically, reuse is very high
within an AMBA-based system because
% ~2 J$ C; V, E/ Imany new designs are based on earlier
versions of the standard system. The
example shows the layered approach
$ B1 u1 h$ h. U6 l0 s5 h4 {being applied to verify an individual
block as well as its integration into the
subsystem and final system representation.

femark

有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通