|
Startup's software turns uniprocessors into multicores6 K# r, E; G" E! }: C% [0 ]
& P: M% D+ z* \
Amir Ben-Artzi
1 W* a0 p- a7 I7 q tEE Times Europe ' t9 N. n- Q1 N! h l, Q
04/02/2007 12:14 PM
( R4 }0 D9 J4 M( Z- y @. k* mNETANYA, Israel — Startup Mplicity Ltd. (Tel Aviv, Israel) has developed a technology that it claims can, working from an original netlist, turn a single-threaded system, be it a processor or any other combinatorial logic, into a multithreaded system, with a performance improvement of up to a factor of four.
6 ]1 P1 U$ }8 Q& N% o" K5 B5 p( W& D# _8 t$ p) T. e$ T- M1 E) V
Mplicity's software is called CoreUpGrade and is independent of processor architecture, the company said. "The CoreUpGrade seamlessly transforms a given single-processor core into an enriched multi-core with a significantly reduced cost to performance ratio; it is also designed to compress large blocks of any repetitive logic," the company claimed at its website.
/ t+ O+ n" N* @/ ^7 J+ W6 K+ W0 t% y# r3 V. w
CoreUpGrade can provide support engineers who want to perform an engineering trade-off between die area and clock frequency which equates to a business trade-off between cost and power consumption. ; i0 J4 X' G( h+ u5 d
0 {% }1 t" F- D% P4 g* S 9 w6 i) j4 } ^0 w) r
5 n) J% K* l* W7 z, P6 ^0 j @" y+ R" O2 \# ]8 i+ [) b
Providing an example CoreUpgrade's capability Mplicity has taken a single-core ARC625D from ARC International plc (Elstree, England) capable of performing at a 270-MHz clock frequency and transformed it into a dual-core processor capable of performing at 237-MHz clock frequency across the two cores. The result is an silicon die area of 0.484 square millimeters, instead of 0.354 square millimeters but with 27.5 percent improvement in MIPS/area ratio, Mplicity said.
3 F* H: R/ ^3 h- y
$ ^" c. _5 ~: IThe "dualized" ARC625D is a cycle-by-cycle compatible component which can be integrated with standard EDA tools and fab processes. 5 X- ?% s6 z4 _) q
1 }* ~, t- e4 Q$ i" L2 L$ _CoreUpGrage is applicable for any repetitive logic and can be used to optimize a variety of existing RISC, CISC and DSP processor netlists, by enhancing processor performance, while reducing silicon footprint and power consumption.
- w- z/ `# z- _, [ p0 Z: P$ E+ h# Q2 q2 o0 N
[ 本帖最後由 masonchung 於 2007-4-26 06:21 PM 編輯 ] |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|