大家都如何進行IP評估或驗證呢？

ranica

Principal Product Engineer-----DDR IP
公      司：NO.73-One world top EDA company
# _; B4 k" @8 s8 k, B2 w/ C) {工作地点：上海

Position Description:   
Our client is looking for an individual to work in design IP team. The group provides configurable DDR memory controller and PHY IP for ASICs. The job will be mainly focused on providing post technical support to customers; however there will be a variety of other engineering tasks that will allow the candidate to expand skills and responsibilities.
0 Q8 P8 ]3 w5 T4 ]' @' {4 }  
Provide technical support to customers for integration of IP into ASICs including:  
- Debugging of customers’ simulation or silicon issues.   
' `, _) |5 V0 x- l3 f: o- Reviewing of customers’ design integration of our IPs.  
- Reviewing static timing reports to assist with customers’ timing closure.   
: i! U( j8 F, n1 Q& M- Answering technical questions about IP operation.   
, }. j0 _5 V. W- Train field engineers in IP operation.  
- Interface with the R&D Team to bridge product improvements and resolve customer issues.
5 ^; y2 h! D9 p# K
9 x  q* `5 s7 B( ^9 F% YPosition Requirements:            
- Excellent oral and written communication  
- Good English communication skill  
3 ~; I* [4 L% W- BS  8+ years of prior work-experience or MS 6+ years of prior work-experience  
- All front-end skills – RTL design & verification in Verilog, synthesis, static-timing analysis, DFT  
5 M8 a2 N( S+ s- B- Back-end skills – place & route, physical verification, timing closure  
- Time management skills sufficient to balance multiple high-priority projects.  
- Willingness to learn new skills and perform tasks that often go outside area of current expertise.  
  
Additional Desirable Qualifications:  
% P- R  N( H  E1 `6 }5 p- Experience with Static Timing scripts and report analysis  
- Familiarity with DDR memory operation, system applications, AXI, OCP, AHB  
- Familiarity with Frame maker  
; F) F9 r* Q- W, v& u" K- Scripting – in Perl, TCL, etc..