|
|
Staff Digital Design Engineer (Front-end)
6 S+ G2 u8 V* |2 _' g+ N4 V公 司：A famous IC company
( G+ R) D: z& f: w( f; b0 c工作地点：上海
K! w5 T% N0 K" J: [
E" u4 p& Q G. KResponsibilities 8 s$ P# O X7 H l' [" I# k
Develop ARM-based MCU/SOC products ! M b% N4 u8 N+ A- J
4 U9 U8 ?( `' ]& R
Mandatory Skills
% |7 X8 ~" ^* u- B8 \! d% ^( nVery good at Verilog/SystemVerilog coding and simulation
& J1 |0 W" c3 h& ?$ [, {Very good knowledge of MCU architecture and C programming
5 Z4 C' ~7 Q C0 }Familiar with ASIC design flow, including related tool experience and skill, including Synthesis, Timing check, power analysis, Low power design, Design for Test ! {; j: Z+ F2 S/ M3 v* X' w
Skillful in Unix/Linux shellPython/Perl script programming & j# Q! K& _( R. q, x' K
Fluency in English and good in communication skill 1 \* i! P3 b* ]$ _. v
* k* l& T. V, I. L n2 W
Preferred Skills
! |% L$ A7 Z9 R4 J0 N. S+ HARM-Cortex M series related experience and knowledge is highly preferred 3 L6 z' o# c: a( A* g4 r# k3 }
Understanding of low power design flow
& E# z/ G% i7 H: w: J0 ~( J- [( [2 B* j% jUnderstanding of mixed-signal simulation
6 Y; Z7 j# d i* J$ f; qUnderstanding of embedded firmware and programming is a plus
: S( Y5 n! W: p; K; _/ A/ d1 [* HKnowledge of physical implementation , A3 q7 ]2 h/ S# c( A3 k9 V
( J! {5 _8 h. F+ C- z3 u- T5 J
Education ) s9 X9 u, R* r: z0 k) }' f: N
Master Degree of EE or related
; {9 j; N9 g: k, x. R' ~. nExperience % V, _# ?4 ]& w9 l9 |$ F/ Q
8+ years of design experience.
+ b& `: y0 c2 w" X' R8 LAt least two years of US or Europe-based Company experience. |
|
[複製鏈接]
IP卡
狗仔卡
發表於 2013-6-14 15:15:22
顯身卡